4 Revision History
Changes from Revision B (May 2019) to Revision C (August 2021)
- Changed Pixel Clock to 155 MHz Go
- Updated the numbering format for tables, figures, and
cross-references throughout the document. Go
- Reorganized Pin Function descriptions Go
- Changed JTAG pin names from Reserved to proper names Go
- Deleted support for adjustable DATAEN_CMD polarity Go
- Deleted mention of a specific 3D command Go
- Deleted support for adjusting PCLK capture edge in software Go
- Changed table "Pin Functions - Peripheral Interface" Go
- Changed the description of how to use the CMP_OUT pin and corrected
how the comparator must use GPIO_10 (RC_CHARGE) instead of CMP_PWM Go
- Deleted support for CMP_PWMGo
- Added note about VCC_INTF power up recommendations if target devices
are on the I2C bus Go
- Changed table "Pin Functions - GPIO Peripheral Interface" Go
- Changed description for GPIO_02 (removed option 2) Go
- Changed description for GPIO_01 (removed option 2) Go
- Deleted table "GPIO_01 and GPIO_02" Go
- Changed table "Pin Functions - Clock and PLL Support" Go
- Changed table "Pin Functions - Power and Ground" Go
- Changed table "I/O Type Subscript Definition" Go
- Updated Absolute Maximum Rating Go
- Updated Recommended Operating Conditions Go
- Deleted row for VDDLP12 Go
- Updated V(VCC18) maximum from 18 mA to 62 mA in Section 6.5
Go
- Updated V(VCC18) + V(VCC_INTF) + V(VCC_FLSH)
maximum from 22.5 mA to 66.5 mA in Section 6.5
Go
- Changed Power Electrical Characteristics table to reflect updated power measurement values and techniques Go
- Deleted reference to unsupported IDLE mode Go
- Added note that the power numbers vary depending on the utilized softwareGo
- Changed and fixed incorrect test conditions for current drive strengthsGo
- Deleted redundant ǀVODǀ specification which is referenced in later sectionsGo
- Added minimum and maximum values for VOH for I/O type 4Go
- Added minimum and maximum values for VOL for I/O type 4Go
- Deleted incorrect reference to 2.5V, 24mA drive Go
- Corrected I2C buffer test conditionsGo
- Deleted incorrect steady-state common mode voltage reference Go
- Changed high voltage tolerant I/O note to only refer to the I2C buffer and changed VCC to VCC_INTF.Go
- Added |VOD| minimum and maximum values, and changed the typical value.Go
- Added high-level output voltage minimum and maximum values for the sub-LVDS DMD interface, deleted redundant mention of specification, and changed the typical value. Go
- Added low-level output voltage minimum and maximum values for the sub-LVDS DMD interface, deleted redundant mention of specification, and changed the typical value. Go
- Corrected the name of the DMD Low-Speed signals from inputs to outputs. Go
- Deleted VOH(DC) maximum and VOL(DC) minimum values. Go
- Added note about DMD input specs being met if a proper series termination resistor is used Go
- Deleted reference of selecting unsupported oscillator frequency Go
- Corrected system oscillator clock period to match clock frequency Go
- Changed pulse duration percent spec from a maximum to a minimum Go
- Added condition for VDD rise time Go
- Deleted the incorrect part of the tp_tvb definitionGo
- Deleted unneeded total horizontal blanking equation Go
- Changed minimum total vertical blanking equation Go
- Increased maximum PCLK from 150 MHz to 155MHz Go
- Deleted reference to various signal's active edges being configurable Go
- Changed the minimum flash SPI_CLK frequencyGo
- Corrected flash interface clock period to match clock frequency Go
- Added Section 6.15 section to more clearly list signal transition time
requirementsGo
- Changed DMD HS Clock switching rate from maximum to nominal and added accompanying clock specification Go
- Added Section 6.17
Go
- Added Section 6.18 to clarify chipset support requirementsGo
- Added information that the parallel interface isn't ready to accept data until the auto-initialization process is completedGo
- Changed how the 500 ms startup time is described Go
- Changed SPI flash key timing parameter access frequency minimum and maximum valuesGo
- Included additional DLPC3479 compatible SPI flash device options in Table 7-7
Go
- Changed maximum flash size supported from 16Mb to 128Mb Go
- Deleted SPI signal routing section Go
- Deleted support for a light sensor integrated with the DLPC34xx
controller Go
- Added
Section 7.3.8
Go
- Added missing timing definitions Go
- Clarified that the mentioned SDR clock speed is the typical valueGo
- Changed which signals are listed as tri-stated at power up and which signals are pulled low Go
- Changed 1-oz copper plane recommendation Go
- Deleted reference to unsupported option of variable frequency reference clockGo
- Added additional DMD data and DMD clock signal matching requirements Go
- Changed maximum mismatch from ±0.1" to ±1.0" Go
- Changed incorrect signal matching requirement table noteGo
- Changed differential signal layer change to a recommendationGo
- Changed wording requiring no more than two vias on certain DMD
signals Go
Changes from Revision A (February 2019) to Revision B (May 2019)
- Changed normal park time from 500 μs to 20 msGo