This application note helps system designers implement best practices and understand PCB layout options when designing high-speed PCI Express (PCIe) platforms. This document is intended for audiences familiar with PCB manufacturing, layout, and design. A successful Gen5 x16 lane design requires a PCB layout with a mindset for optimization of crosstalk, return loss, and insertion loss.