Home Interface I2C & I3C ICs I2C & I3C switches & multiplexers

PCA9544A

ACTIVE

4-channel 2.3- to 5.5-V I2C/SMBus multiplexer with interrupt & voltage translation

A newer version of this product is available

open-in-new Compare alternates
This product continues to be available for existing customers. New designs should consider an alternate product.
Drop-in replacement with upgraded functionality to the compared device
TCA9544A ACTIVE 4-channel 1.65- to 5.5-V I2C/SMBus multiplexer with interrupt & voltage translation Performance enhancements for power-on reset and lower voltage operation.

Product details

Addresses 8 Supply voltage (max) (V) 5.5 Supply voltage (min) (V) 2.3 Features Interrupt pin Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85 Number of channels 4
Addresses 8 Supply voltage (max) (V) 5.5 Supply voltage (min) (V) 2.3 Features Interrupt pin Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85 Number of channels 4
SOIC (DW) 20 131.84 mm² 12.8 x 10.3 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4 TVSOP (DGV) 20 32 mm² 5 x 6.4 VQFN (RGY) 20 15.75 mm² 4.5 x 3.5
  • 1-of-4 Bidirectional translating switches
  • I2C Bus and SMBus compatible
  • Four active-low interrupt inputs
  • Active-low interrupt output
  • Three address pins, allowing up to eight devices on the I2C Bus
  • Channel selection via I2C Bus
  • Power up with all switch channels deselected
  • Low RON switches
  • Allows voltage-level translation between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
  • No glitch on power up
  • Supports hot insertion
  • Low standby current
  • Operating power-supply voltage range of 2.3 V to 5.5 V
  • 5.5-V Tolerant inputs
  • 0 to 400-kHz Clock frequency
  • Latch-up performance exceeds 100 mA Per JESD 78
  • ESD Protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 200-V Machine model (A115-A)
    • 1000-V Charged-device model (C101)
  • 1-of-4 Bidirectional translating switches
  • I2C Bus and SMBus compatible
  • Four active-low interrupt inputs
  • Active-low interrupt output
  • Three address pins, allowing up to eight devices on the I2C Bus
  • Channel selection via I2C Bus
  • Power up with all switch channels deselected
  • Low RON switches
  • Allows voltage-level translation between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
  • No glitch on power up
  • Supports hot insertion
  • Low standby current
  • Operating power-supply voltage range of 2.3 V to 5.5 V
  • 5.5-V Tolerant inputs
  • 0 to 400-kHz Clock frequency
  • Latch-up performance exceeds 100 mA Per JESD 78
  • ESD Protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 200-V Machine model (A115-A)
    • 1000-V Charged-device model (C101)

The PCA9544A is a 4-channel, bidirectional translating multiplexer controlled via the I2C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. One SCL/SDA pair can be selected at a time, and this is determined by the contents of the programmable control register. Four interrupt inputs ( INT3INT0), one for each of the downstream pairs, are provided. One interrupt output ( INT) acts as an AND of the four interrupt inputs.

A power-on reset function puts the registers in their default state and initializes the I2C state machine, with no channel selected.

The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage, which will be passed by the PCA9544A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

The PCA9544A is a 4-channel, bidirectional translating multiplexer controlled via the I2C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. One SCL/SDA pair can be selected at a time, and this is determined by the contents of the programmable control register. Four interrupt inputs ( INT3INT0), one for each of the downstream pairs, are provided. One interrupt output ( INT) acts as an AND of the four interrupt inputs.

A power-on reset function puts the registers in their default state and initializes the I2C state machine, with no channel selected.

The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage, which will be passed by the PCA9544A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 12
Type Title Date
* Data sheet PCA9544A Low Voltage 4-Channel I2C and SMBus Multiplexer With Interrupt Logic datasheet (Rev. G) PDF | HTML 11 Mar 2021
Application note I2C Solutions for Hot Swap Applications (Rev. A) 31 Jan 2023
Application note I2C Dynamic Addressing 25 Apr 2019
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 May 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015
Application note Troubleshooting I2C Bus Protocol 19 Oct 2009
Application note Programming Fun Lights With TI's TCA6507 30 Nov 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

PCA9544A IBIS Model

SCPM004.ZIP (149 KB) - IBIS Model
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (DW) 20 Ultra Librarian
TSSOP (PW) 20 Ultra Librarian
TVSOP (DGV) 20 Ultra Librarian
VQFN (RGY) 20 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos