Class B High-Reliability Processing
1-µm CMOS Technology
Military Operating Temperature Range
–55°C to 125°C
SMJ34020A-32/40
125/100-ns Instruction Cycle Time
Fully Programmable 32-Bit General-Purpose Processor With 512-Megabyte Linear Address Range (Bit Addressable)
Second-Generation Graphics System Processor
- Object-Code Compatible With the SMJ34010
- Enhanced Instruction Set
- Optimized Graphics Instructions
- Coprocessor Interface
Pixel Processing, XY Addressing, and Window Checking Built Into the Instruction Set
Programmable 1-, 2-, 4-, 8-, 16-, or 32-Bit Pixel Size With 16 Boolean and Six Arithmetic Pixel Processing Options (Raster Ops)
512-Byte LRU On-Chip Instruction Cache
Optimized DRAM/VRAM Interface
- Page-Mode for Burst Memory Operations
- Dynamic Bus Sizing (16-Bit and 32-Bit Transfers)
- Byte-Oriented CAS\ Strobes
Flexible Host Processor Interface
- Supports Host Transfers
- Direct Access to All of the SMJ34020A Address Space
- Implicit Addressing
- Prefetch for Enhanced Read Access
Programmable CRT Control
- Composite Sync Mode
- Separate Sync Mode
- Synchronization to External Sync
Direct Support for Special Features of 1M VRAMs
- Load Write Mask
- Load Color Mask
- Block Write
- Write Using the Write Mask
Flexible Multi-Processor Interface
Packaging Options
- 145-Pin Grid Array Ceramic Package (GB Suffix)
- 132-Pin Ceramic Quad Flat Pack (Unformed Lead) (HT Suffix)

Class B High-Reliability Processing
1-µm CMOS Technology
Military Operating Temperature Range
–55°C to 125°C
SMJ34020A-32/40
125/100-ns Instruction Cycle Time
Fully Programmable 32-Bit General-Purpose Processor With 512-Megabyte Linear Address Range (Bit Addressable)
Second-Generation Graphics System Processor
- Object-Code Compatible With the SMJ34010
- Enhanced Instruction Set
- Optimized Graphics Instructions
- Coprocessor Interface
Pixel Processing, XY Addressing, and Window Checking Built Into the Instruction Set
Programmable 1-, 2-, 4-, 8-, 16-, or 32-Bit Pixel Size With 16 Boolean and Six Arithmetic Pixel Processing Options (Raster Ops)
512-Byte LRU On-Chip Instruction Cache
Optimized DRAM/VRAM Interface
- Page-Mode for Burst Memory Operations
- Dynamic Bus Sizing (16-Bit and 32-Bit Transfers)
- Byte-Oriented CAS\ Strobes
Flexible Host Processor Interface
- Supports Host Transfers
- Direct Access to All of the SMJ34020A Address Space
- Implicit Addressing
- Prefetch for Enhanced Read Access
Programmable CRT Control
- Composite Sync Mode
- Separate Sync Mode
- Synchronization to External Sync
Direct Support for Special Features of 1M VRAMs
- Load Write Mask
- Load Color Mask
- Block Write
- Write Using the Write Mask
Flexible Multi-Processor Interface
Packaging Options
- 145-Pin Grid Array Ceramic Package (GB Suffix)
- 132-Pin Ceramic Quad Flat Pack (Unformed Lead) (HT Suffix)

The SMJ34020A graphics system processor (GSP) is the second generation of an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed to expedite raster graphics operations, the SMJ34020A provides user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport video RAM). The 4-gigabit (512-megabyte) physical address space is addressable on bit boundaries using variable width data fields (1 to 32 bits). Additional graphics addressing modes support 1-, 2-, 4-, 8-, 16- and 32-bit wide pixels.

filter

その他のデジタル信号プロセッサ (DSP) を検索

ダウンロード

技術資料

star

=TI が選定したこの製品の主要ドキュメント

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。

1 をすべて表示

	種類	タイトル		最新の英語版をダウンロード		日付
*	データシート	SMJ34020A Graphics System Processor データシート (Rev. D)				2004年 9月 16日

SMJ34020A

グラフィックス システム プロセッサ

SMJ34020A

製品詳細

技術資料

購入と品質

グラフィックスシステムプロセッサ