Digital Audio Format: 16–24–bit I²S
Single Serial Input Port
Delay Time: 170 ms/ch at fs = 48 kHz
Delay Resolution: 256 samples
Delay Memory Cleared on Power–Up or After Delay Changes
- Eliminates Erroneous Data From Being Output
3.3 V Operation With 5 V Tolerant I/O
Supports Audio Bit Clock Rates of 32 to 64 fs with fs = 32 kHz–192 kHz
No External Crystal or Oscillator Required
- All Internal Clocks Generated From the Audio Clock
Surface Mount 4mm × 4mm, 16–pin QFN Package
APPLICATIONS
- High Definition TV Lip–Sync Delay
- Flat Panel TV Lip–Sync Delay
- Home Theater Rear–Channel Effects
- Wireless Speaker Front–Channel Synchronization
- Camcorders

Digital Audio Format: 16–24–bit I²S
Single Serial Input Port
Delay Time: 170 ms/ch at fs = 48 kHz
Delay Resolution: 256 samples
Delay Memory Cleared on Power–Up or After Delay Changes
- Eliminates Erroneous Data From Being Output
3.3 V Operation With 5 V Tolerant I/O
Supports Audio Bit Clock Rates of 32 to 64 fs with fs = 32 kHz–192 kHz
No External Crystal or Oscillator Required
- All Internal Clocks Generated From the Audio Clock
Surface Mount 4mm × 4mm, 16–pin QFN Package
APPLICATIONS
- High Definition TV Lip–Sync Delay
- Flat Panel TV Lip–Sync Delay
- Home Theater Rear–Channel Effects
- Wireless Speaker Front–Channel Synchronization
- Camcorders

The TPA5052 accepts a single serial audio input, buffers the data for a selectable period of time, and outputs the delayed audio data on a single serial output. In systems with complex video processing algorithms, one device allows delay of up to 170 ms/ch (fs = 48 kHz) to synchronize the audio stream to the video stream. If more delay is needed, the devices can be connected in series.

filter

その他のリップシンク・ディレー IC を検索

ダウンロード