인터페이스 이더넷 IC 이더넷 리타이머, 리드라이버 및 멀티플렉서 버퍼

DS280DF810

활성

28Gbps 다중 속도 8채널 리타이머

제품 상세 정보

Type Retimer Mux Number of channels 8 Input compatibility AC-coupling, CML Speed (max) (Gbpp) 28.4 Protocols 100G-CR, 100GbE, CDFP, CFP2/CFP4, IEEE802.3bj, Infiniband EDR, OIF-CEi-25G-LR/MR/SR/VSR/CR, QSFP28 Operating temperature range (°C) -40 to 85
Type Retimer Mux Number of channels 8 Input compatibility AC-coupling, CML Speed (max) (Gbpp) 28.4 Protocols 100G-CR, 100GbE, CDFP, CFP2/CFP4, IEEE802.3bj, Infiniband EDR, OIF-CEi-25G-LR/MR/SR/VSR/CR, QSFP28 Operating temperature range (°C) -40 to 85
FCCSP (ABV) 135 104 mm² 13 x 8 FCCSP (ABW) 135 104 mm² 13 x 8
  • Octal-channel multi-rate retimer with integrated signal conditioning
  • All channels lock independently from 20.2Gbps to 28.4Gbps (including sub-rates like 10.1376Gbps, 10.3125Gbps, 12.5Gbps, and more)
  • Ultra-low latency: <500 ps typical for 28.4Gbps data rate
  • Single power supply, No Low-Jitter Reference Clock Required, and Integrated AC coupling capacitors to reduce board routing complexity and BOM cost
  • Integrated 2×2 cross point
  • Adaptive continuous time linear equalizer (CTLE)
  • Adaptive decision feedback equalizer (DFE)
  • Low-jitter transmitter with 3-Tap FIR Filter
  • Combined equalization supporting 35+dB channel loss at 12.9GHz; 30+dB channel loss at 14GHz
  • Adjustable transmit amplitude: 205mVppd to 1225mVppd (typical)
  • On-chip eye opening monitor (EOM), PRBS pattern checker/generator
  • Small 8.00mm × 13.00mm BGA package with easy flow-through routing
  • Unique pinout allows routing high-speed signals underneath the package
  • Pin-compatible repeater available
  • Extended temperature range: −40 °C to 85 °C
  • Octal-channel multi-rate retimer with integrated signal conditioning
  • All channels lock independently from 20.2Gbps to 28.4Gbps (including sub-rates like 10.1376Gbps, 10.3125Gbps, 12.5Gbps, and more)
  • Ultra-low latency: <500 ps typical for 28.4Gbps data rate
  • Single power supply, No Low-Jitter Reference Clock Required, and Integrated AC coupling capacitors to reduce board routing complexity and BOM cost
  • Integrated 2×2 cross point
  • Adaptive continuous time linear equalizer (CTLE)
  • Adaptive decision feedback equalizer (DFE)
  • Low-jitter transmitter with 3-Tap FIR Filter
  • Combined equalization supporting 35+dB channel loss at 12.9GHz; 30+dB channel loss at 14GHz
  • Adjustable transmit amplitude: 205mVppd to 1225mVppd (typical)
  • On-chip eye opening monitor (EOM), PRBS pattern checker/generator
  • Small 8.00mm × 13.00mm BGA package with easy flow-through routing
  • Unique pinout allows routing high-speed signals underneath the package
  • Pin-compatible repeater available
  • Extended temperature range: −40 °C to 85 °C

The DS280DF810 is an eight-channel multi-rate Retimer with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, crosstalk-impaired high-speed serial links while achieving a bit error rate (BER) of 10-15 or less.

Each channel of the DS280DF810 independently locks to serial data rates in a continuous range from 20.2Gbps to 28.4Gbps or to any supported sub-rate (÷2 and ÷4), including key data rates such as 10.1376Gbps, 10.3125Gbps, and 12.5Gbps, which allows the DS280DF810 to support individual lane Forward Error Correction (FEC) pass-through.

Integrated physical AC coupling capacitors (TX and RX) eliminate the need for external capacitors on the PCB. The DS280DF810 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and BOM cost.

The advanced equalization features of the DS280DF810 include a low-jitter 3-tap transmit finite impulse response (FIR) filter, an adaptive continuous-time linear equalizer (CTLE), and an adaptive decision feedback equalizer (DFE). This enables reach extension for lossy interconnect and backplanes with multiple connectors and crosstalk. The integrated CDR function is an excellent choice for front-port optical module applications to reset the jitter budget and retimer the high-speed serial data. The DS280DF810 implements 2x2 cross-point on each channel pair, providing the host with both lane crossing and fanout options.

The DS280DF810 can be configured either via the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM. A non-disruptive on-chip eye monitor and a PRBS generator and checker allow for in-system diagnostics.

The DS280DF810 is an eight-channel multi-rate Retimer with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, crosstalk-impaired high-speed serial links while achieving a bit error rate (BER) of 10-15 or less.

Each channel of the DS280DF810 independently locks to serial data rates in a continuous range from 20.2Gbps to 28.4Gbps or to any supported sub-rate (÷2 and ÷4), including key data rates such as 10.1376Gbps, 10.3125Gbps, and 12.5Gbps, which allows the DS280DF810 to support individual lane Forward Error Correction (FEC) pass-through.

Integrated physical AC coupling capacitors (TX and RX) eliminate the need for external capacitors on the PCB. The DS280DF810 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and BOM cost.

The advanced equalization features of the DS280DF810 include a low-jitter 3-tap transmit finite impulse response (FIR) filter, an adaptive continuous-time linear equalizer (CTLE), and an adaptive decision feedback equalizer (DFE). This enables reach extension for lossy interconnect and backplanes with multiple connectors and crosstalk. The integrated CDR function is an excellent choice for front-port optical module applications to reset the jitter budget and retimer the high-speed serial data. The DS280DF810 implements 2x2 cross-point on each channel pair, providing the host with both lane crossing and fanout options.

The DS280DF810 can be configured either via the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM. A non-disruptive on-chip eye monitor and a PRBS generator and checker allow for in-system diagnostics.

다운로드 스크립트와 함께 비디오 보기 동영상
추가 정보 요청

IBIS AMI 모델, 장치 프로그래밍 가이드 및 장치 GUI 프로필을 사용할 수 있습니다. 지금 요청

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
8개 모두 보기
유형 직함 날짜
* Data sheet DS280DF810 28Gbps Multi-Rate 8-Channel Retimer datasheet (Rev. B) PDF | HTML 2024/02/01
Application note Implementing Pin Compatible Ethernet Redrivers and Retimers PDF | HTML 2024/10/28
Application note Optimal Implementation of 25G-28G Ethernet Retimers versus Redrivers (Rev. B) PDF | HTML 2023/05/01
Application note Ethernet, Clock and Data Recovery, and Temperature Optimization PDF | HTML 2022/07/29
Application note DS2X0DF810 Junction Temperature Readback and Temperature Lock Range (TLR) Extens PDF | HTML 2021/05/24
More literature Advanced Signal Conditioning Made Easy and Efficient 2017/01/12
Analog Design Journal Green box testing: A method for optimizing high-speed serial links 2016/07/21
Application note Understanding EEPROM Programming for 25G and 28G Repeaters and Retimers 2016/01/13

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

DS280DF810EVM — 28Gbps 멀티 속도 8채널 리타이머 평가 모듈

The DS280DF810EVM allows for easy evaluation of the 28 Gbps retimer DS280DF810. Users are required to supply power and high speed traffic to the EVM via Huber+Suhner 1x8 MXP connectors. Huber+Suhner cables are not included.

Through the onboard USB2ANY connection and EVM software, users can evaluate (...)

사용 설명서: PDF
TI.com에서 구매 불가
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
레퍼런스 디자인

TIDA-00427 — 2포트 100GbE/40GbE/10GbE QSFP28 신호 조절기 레퍼런스 디자인

This verified reference design is a signal conditioning solution for front-port QSFP28 supporting two 100GbE ports compatible with 100G-CR4/SR4/LR4, 40G-CR4/SR4/LR4 and 10G SFF-8431 requirements. The design is applicable to optical and passive/active copper cables. It allows for reach extension (...)
Design guide: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
FCCSP (ABV) 135 Ultra Librarian
FCCSP (ABW) 135 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상