首頁 時鐘與計時 時鐘產生器
首頁
時鐘與計時
時鐘產生器

CDCE906

現行

167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器

立即訂購
產品規格表

CDCE906

現行
產品規格表 立即訂購

產品詳細資料

Function Clock divider, Clock multiplier, Clock synthesizer Number of outputs 6 Output frequency (max) (MHz) 167 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) 0 to 70 Features I2C, Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
Function Clock divider, Clock multiplier, Clock synthesizer Number of outputs 6 Output frequency (max) (MHz) 167 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) 0 to 70 Features I2C, Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • High Performance 3:6 PLL based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Generates Precise Video (27 MHz or 54 MHz) and Audio System Clocks from Multiple Sampling Frequencies (fS = 16, 22.05, 24, 32, 44.1, 48, 96 kHz)
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 167 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 167 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Center Spread SSC Modulation (±0.1%, ±0.25%, and ±0.4%) with a Mean Phase Equal to the Phase of the Non-Modulated Frequency
  • Programmable Down Spread SSC Modulation (1%, 1.5%, 2%, and 3%)
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Commercial Temperature Range 0°C to 70°C
  • Development and Programming Kit for Easy PLL Design and Programming
    (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP

Pro-Clock is a trademark of Texas Instruments.
  • High Performance 3:6 PLL based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Generates Precise Video (27 MHz or 54 MHz) and Audio System Clocks from Multiple Sampling Frequencies (fS = 16, 22.05, 24, 32, 44.1, 48, 96 kHz)
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 167 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 167 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Center Spread SSC Modulation (±0.1%, ±0.25%, and ±0.4%) with a Mean Phase Equal to the Phase of the Non-Modulated Frequency
  • Programmable Down Spread SSC Modulation (1%, 1.5%, 2%, and 3%)
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Commercial Temperature Range 0°C to 70°C
  • Development and Programming Kit for Easy PLL Design and Programming
    (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP

Pro-Clock is a trademark of Texas Instruments.

The CDCE906 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE906 is flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27 MHz).

The CDCE906 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 167 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. A different device setting is programmed via the serial SMBus interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE906 has three power supply pins, VCC, VCCOUT1 and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE906 is characterized for operation from 0°C to 70°C.

The CDCE906 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE906 is flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27 MHz).

The CDCE906 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 167 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. A different device setting is programmed via the serial SMBus interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE906 has three power supply pins, VCC, VCCOUT1 and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE906 is characterized for operation from 0°C to 70°C.
filter 尋找其它 時鐘產生器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 10
類型 標題 日期
* Data sheet Programmable 3-PLL Clock Synthesizer / Multiplier/Divider datasheet (Rev. H) 2007年 12月 11日
Application note High Speed Layout Guidelines (Rev. A) 2017年 8月 8日
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) 2010年 11月 22日
Application note Troubleshooting I2C Bus Protocol 2009年 10月 19日
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual 2008年 12月 9日
Application note CDCx706/x906 Termination and Signal Integrity Guidelines (Rev. A) 2007年 11月 28日
EVM User's guide CDCE906/CDCE706 Programming EVM (Rev. B) 2007年 8月 14日
User guide CDCE906/CDCE706 Performance EVM (Rev. B) 2007年 4月 17日
Application note Clock Recommendations for the DM643x EVM 2006年 11月 29日
Application note Recommended Terminations for the Differential Inputs of CDCE906/CDCE706 2006年 8月 10日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

CDCE906-706PERFEVM — CDCE906 & CDCE706 評估模組

CDCE906-706PERF-評估模組提供晶體差動與 LVCMOS 的輸入選項，可驗證 CDCE906 和 CDCE706 的功能與性能。六項輸出可以透過 SMA 纜線直接連接到示波器。
使用指南: PDF
TI.com 無法提供
開發板

CDCE906-706PROGEVM — CDCE906 和 CDCE706 可編程 EVM

使用指南: PDF
TI.com 無法提供
應用軟體及架構

SCAC097 — Executable File Without LabVIEW 8.2 Run Time Engine

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDCE706 — 300-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE906 — 167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
下載
支援軟體

CLOCKPRO — ClockPro Software

TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:

  • CDCE949
  • CDCE937
  • CDCE925
  • CDCE913
  • CDCE906
  • CDCE706
  • CDCEL949
  • CDCEL937
  • CDCEL925
  • CDCEL913

It is intended to be used with the evaluation modules of the above devices.

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDCE706 — 300-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE906 — 167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器 CDCEL913 — 具 1.8-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCEL925 — 具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCEL937 — 具 1.8-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCEL949 — 具 1.8-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
硬體開發
開發板
CDCE906-706PROGEVM — CDCE906 和 CDCE706 可編程 EVM CDCE913PERF-EVM — CDCE913 性能評估模組 CDCE925PERF-EVM — CDCE925 性能評估模組 CDCE949PERF-EVM — CDCE949 性能評估模組 CDCEL913PERF-EVM — CDCEL913 性能評估模組 CDCEL925PERF-EVM — CDCEL925 性能評估模組 CDCEL949PERF-EVM — CDCEL949 性能評估模組 CDCEL9XXPROGEVM — CDCE(L)949 系列 EEPROM 程式設計基板
軟體
軟體程式設計工具
CLOCKPRO — ClockPro™ 程式設計軟體
下載
支援軟體

SCAC073 — TI-Pro-Clock Programming Software

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDC706 — 200-MHz、LVCMOS、客製編程的 3-PLL 時脈合成器、倍頻器和分頻器 CDC906 — 167-MHz、LVCMOS、客製編程的 3-PLL 時脈合成器、倍頻器和分頻器 CDCE706 — 300-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE906 — 167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器 CDCEL913 — 具 1.8-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCEL925 — 具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCEL937 — 具 1.8-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCEL949 — 具 1.8-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
下載
模擬型號

CDCE906 IBIS Model (Rev. A)

SCAC071A.ZIP (119 KB) - IBIS Model
下載
Gerber 檔案

CDCE906/CDCE706 PERF EVM Gerber Files

SCAC074.ZIP (963 KB)
下載
Gerber 檔案

CDCE906/CDCE706 PROG EVM Gerber files

SCAC075.ZIP (847 KB)
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
參考設計

TIDA-00080 — 基於隔離式 Delta-Sigma 調變器的 AC/DC 電壓和電流量測模組參考設計

This isolated shunt based current measurement unit enables high accuracy current measurement without the use of Current Transformers (CT). The isolation is achieved through the use of AMC1304 that incorporates both high voltage isolation as well as the Delta-Sigma Modulator. This solution (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00171 — 適用於馬達驅動器的隔離電流分流及電壓測量參考設計

This evaluation kit and reference design implements the AMC130x reinforced isolated delta-sigma modulators along with integrated Sinc filters in the C2000™ TMS320F28377D Delfino™ microcontroller. The design provides an ability to evaluate the  performance of these measurements: three motor (...)
使用指南: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 20 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片