首頁 電源管理 閘極驅動器 半橋式驅動器
首頁
電源管理
閘極驅動器
半橋式驅動器

LM2104

現行

具有 8-V UVLO、失效時間與關機的 107-V、0.5-A/0.8-A 半橋閘極驅動器

立即訂購
產品規格表

LM2104

現行
產品規格表 立即訂購

產品詳細資料

Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control, Shutdown Driver configuration Single input
Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control, Shutdown Driver configuration Single input
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Shutdown logic input pin SD
  • Single input pin IN
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Shutdown logic input pin SD
  • Single input pin IN

The LM2104 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The IN pin allows the device to be used in single PWM input applications, and the SD pin allows the controller to disable the driver’s outputs by turning them off when the SD pin is low, regardless of the IN pin state.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2104 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

The LM2104 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The IN pin allows the device to be used in single PWM input applications, and the SD pin allows the controller to disable the driver’s outputs by turning them off when the SD pin is low, regardless of the IN pin state.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2104 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.
filter 尋找其它 半橋式驅動器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的裝置不同
LM2103 現行 具有 8-V UVLO、失效時間及反相輸入針腳的 107-A、0.5-A/0.8-A 半橋閘極驅動器。 Alternative pinout with inverting input pin

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet LM2104 107-V, 0.5-A, 0.8-A Half-Bridge Driver with8-V UVLO, Dead Time, and Shutdown Pin datasheet (Rev. A) PDF | HTML 2023年 10月 3日
Application note Using Half-Bridge Gate Driver to Achieve 100% Duty Cycle for High Side FET PDF | HTML 2024年 3月 25日
Application note Challenges and Solutions for Half-Bridge Gate Drivers in Bidirectional DC-DC Converters PDF | HTML 2024年 1月 24日
Application note How to Choose a Gate Driver for DC Motor Drives PDF | HTML 2023年 10月 5日
Application note Bootstrap Circuitry Selection for Half Bridge Configurations (Rev. A) PDF | HTML 2023年 9月 8日
Application note Voltage Fed Full Bridge DC-DC & DC-AC Converter High-Freq Inverter Using C2000 (Rev. D) 2021年 4月 7日
Application note Implementing High-Side Switches Using Half-Bridge Gate Drivers for 48-V Battery. 2020年 5月 12日
Application brief External Gate Resistor Selection Guide (Rev. A) 2020年 2月 28日
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020年 2月 28日
Application brief Small Price Competitive 100-V Driver for 48-V BLDC Motor Drives 2019年 10月 22日
Application note Maximizing DC/DC converter designs with UCC27282 2019年 1月 18日
Application note UCC27282 Improving motor drive system robustness 2019年 1月 11日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LM2105EVM — 具有整合式自舉二極體且適用於 105-V 半橋驅動器的 LM2105 評估模組

LM2105 評估模組 (EVM) 是用於評估 LM2105 性能的平台。LM2105 是一款具有 0.5-A 峰值源極和 0.8-A 汲極電流的 105-V、開機電壓、高壓側、低壓側驅動器，適用於驅動兩個 N 通道金屬氧化半導體場效電晶體 (MOSFET)。相同的電路板可用於評估支援封裝中的針腳對針腳相容零件。

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

LM2104 PSpice Transient Model

SNVMCE2.ZIP (23 KB) - PSpice Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片