產品詳細資料

Resolution (Bits) 12 Number of channels 4 Sample rate (Msps) 80 Gain (min) (dB) 0 Gain (max) (dB) 12 Pd (typ) (mW) 2.2 Supply voltage (max) (V) 2.2 Operating temperature range (°C) -40 to 105 Output data format LVDS Rating Automotive
Resolution (Bits) 12 Number of channels 4 Sample rate (Msps) 80 Gain (min) (dB) 0 Gain (max) (dB) 12 Pd (typ) (mW) 2.2 Supply voltage (max) (V) 2.2 Operating temperature range (°C) -40 to 105 Output data format LVDS Rating Automotive
VQFN (RGC) 64 81 mm² 9 x 9
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results
    • Device Temperature Grade 2: –40°C to +105°C
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C4B
  • Designed for Low Power:
    • One-Lane Interface:
      65 mW per Channel at 50 MSPS
    • Two-Lane Interface:
      82 mW per Channel at 80 MSPS
  • Dynamic Performance:
    • 5-MHz Input Frequency, 80 MSPS
    • SNR: 70 dBFS
    • SFDR: 85 dBc
  • Serial LVDS ADC Data Outputs
  • Variety of LVDS Test Patterns to Verify Data Capture
  • Package: 9-mm × 9-mm VQFN-64
  • Operating Temperature: –40°C to +105°C
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results
    • Device Temperature Grade 2: –40°C to +105°C
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C4B
  • Designed for Low Power:
    • One-Lane Interface:
      65 mW per Channel at 50 MSPS
    • Two-Lane Interface:
      82 mW per Channel at 80 MSPS
  • Dynamic Performance:
    • 5-MHz Input Frequency, 80 MSPS
    • SNR: 70 dBFS
    • SFDR: 85 dBc
  • Serial LVDS ADC Data Outputs
  • Variety of LVDS Test Patterns to Verify Data Capture
  • Package: 9-mm × 9-mm VQFN-64
  • Operating Temperature: –40°C to +105°C

The VSP5324-Q1 device is a low-power, 12-bit, 80-MSPS, quad-channel, analog-to-digital converter (ADC). Low-power consumption and multiple-channel integration in a compact package makes the device attractive for 3D time-of-flight (ToF) systems.

Serial low-voltage differential signaling (LVDS) outputs reduce the number of interface lines and enable high system integration.

The device is available in a compact 9-mm × 9-mm VQFN-64 Package.

The VSP5324-Q1 device is a low-power, 12-bit, 80-MSPS, quad-channel, analog-to-digital converter (ADC). Low-power consumption and multiple-channel integration in a compact package makes the device attractive for 3D time-of-flight (ToF) systems.

Serial low-voltage differential signaling (LVDS) outputs reduce the number of interface lines and enable high system integration.

The device is available in a compact 9-mm × 9-mm VQFN-64 Package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet VSP5324-Q1 4-Channel, 12-Bit, 80-MSPS ADC datasheet (Rev. A) PDF | HTML 2017年 12月 19日
White paper Introduction to Time-of-Flight Camera (Rev. B) 2014年 5月 7日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGC) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片