產品規格表
VSP5324-Q1
- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
- Device Temperature Grade 2: –40°C to +105°C
- Device HBM ESD Classification Level 2
- Device CDM ESD Classification Level C4B
- Designed for Low Power:
- One-Lane Interface:
65 mW per Channel at 50 MSPS - Two-Lane Interface:
82 mW per Channel at 80 MSPS
- One-Lane Interface:
- Dynamic Performance:
- 5-MHz Input Frequency, 80 MSPS
- SNR: 70 dBFS
- SFDR: 85 dBc
- Serial LVDS ADC Data Outputs
- Variety of LVDS Test Patterns to Verify Data Capture
- Package: 9-mm × 9-mm VQFN-64
- Operating Temperature: –40°C to +105°C
The VSP5324-Q1 device is a low-power, 12-bit, 80-MSPS, quad-channel, analog-to-digital converter (ADC). Low-power consumption and multiple-channel integration in a compact package makes the device attractive for 3D time-of-flight (ToF) systems.
Serial low-voltage differential signaling (LVDS) outputs reduce the number of interface lines and enable high system integration.
The device is available in a compact 9-mm × 9-mm VQFN-64 Package.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2 類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | VSP5324-Q1 4-Channel, 12-Bit, 80-MSPS ADC datasheet (Rev. A) | PDF | HTML | 2017年 12月 19日 |
White paper | Introduction to Time-of-Flight Camera (Rev. B) | 2014年 5月 7日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFN (RGC) | 64 | Ultra Librarian |
訂購與品質
內含資訊:
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊:
- 晶圓廠位置
- 組裝地點