Product details

CPU C28x Frequency (MHz) 150 Flash memory (kByte) 0 RAM (kByte) 40 ADC resolution (Bps) 12 Total processing (MIPS) 150 Features 2-pin oscillator, 32-bit CPU timers, External memory interface, McBSP, Watchdog timer UART 2 CAN (#) 1 Sigma-delta filter 8 PWM (Ch) 16 Number of ADC channels 16 Direct memory access (Ch) 0 SPI 1 QEP 2 USB No Operating temperature range (°C) -40 to 85 Rating Catalog Communication interface CAN, McBSP, SPI, UART
CPU C28x Frequency (MHz) 150 Flash memory (kByte) 0 RAM (kByte) 40 ADC resolution (Bps) 12 Total processing (MIPS) 150 Features 2-pin oscillator, 32-bit CPU timers, External memory interface, McBSP, Watchdog timer UART 2 CAN (#) 1 Sigma-delta filter 8 PWM (Ch) 16 Number of ADC channels 16 Direct memory access (Ch) 0 SPI 1 QEP 2 USB No Operating temperature range (°C) -40 to 85 Rating Catalog Communication interface CAN, McBSP, SPI, UART
LQFP (PBK) 128 256 mm² 16 x 16
  • High-Performance Static CMOS Technology
    • 150 MHz (6.67-ns Cycle Time)
    • Low-Power (1.8-V Core @135 MHz, 1.9-V Core @150 MHz, 3.3-V I/O) Design
  • JTAG Boundary Scan Support
  • High-Performance 32-Bit CPU (TMS320C28x)
    • 16 x 16 and 32 x 32 MAC Operations
    • 16 x 16 Dual MAC
    • Harvard Bus Architecture
    • Atomic Operations
    • Fast Interrupt Response and Processing
    • Unified Memory Programming Model
    • 4M Linear Program/Data Address Reach
    • Code-Efficient (in C/C++ and Assembly)
    • Code and Pin Compatible to F2810, F2811, and F2812 devices
    • TMS320F24x/LF240x Processor Source Code Compatible
  • On-Chip Memory
    • 20K x 16 Total Single-Access RAM (SARAM)
      • L0 and L1: 2 Blocks of 4K x 16 Each SARAM
      • L2 and L3: 2 Blocks of 1K X 16 SARAM
      • H0: 1 Block of 8K x 16 SARAM
      • M0 and M1: 2 Blocks of 1K x 16 Each SARAM
  • SPI, SCI, and GPIO Boot Loader Modes to Support Loading Code From Off-chip Sources to On-chip RAM. SPI Boot Mode Supports Loading From an External Serial EEPROM.
  • Boot ROM (4K x 16)
    • With Software Boot Modes
    • Standard Math Tables
  • External Interface (2812)
    • Up to 1M Total Memory
    • Programmable Wait States
    • Programmable Read/Write Strobe Timing
    • Three Individual Chip Selects
  • Clock and System Control
    • Dynamic PLL Ratio Changes Supported
    • On-Chip Oscillator
    • Watchdog Timer Module
  • Three External Interrupts
  • Peripheral Interrupt Expansion (PIE) Block That Supports 45 Peripheral Interrupts
  • Three 32-Bit CPU-Timers
  • Motor Control Peripherals
    • Two Event Managers (EVA, EVB)
    • Compatible to 240xA Devices
  • Serial Port Peripherals
    • Serial Peripheral Interface (SPI)
    • Two Serial Communications Interfaces (SCIs), Standard UART
    • Enhanced Controller Area Network (eCAN)
    • Multichannel Buffered Serial Port (McBSP)
  • 12-Bit ADC, 16 Channels
    • 2 x 8 Channel Input Multiplexer
    • Two Sample-and-Hold
    • Single/Simultaneous Conversions
    • Fast Conversion Rate: 80 ns/12.5 MSPS
  • Up to 56 General Purpose I/O (GPIO) Pins
  • Advanced Emulation Features
    • Analysis and Breakpoint Functions
    • Real-Time Debug via Hardware
  • Development Tools Include
    • ANSI C/C++ Compiler/Assembler/Linker
    • Code Composer Studio™ IDE
    • DSP/BIOS™
    • JTAG Scan Controllers
  • Low-Power Modes and Power Savings
    • IDLE, STANDBY, HALT Modes Supported
    • Disable Individual Peripheral Clocks
  • Package Options
    • 179-Ball MicroStar BGA™ With External Memory Interface (GHH), (ZHH) (2812)
    • 176-Pin Low-Profile Quad Flatpack (LQFP) With External Memory Interface (PGF) (2812)
    • 128-Pin LQFP Without External Memory Interface (PBK) (2811)
  • Temperature Options:
    • A: –40°C to 85°C (GHH, ZHH, PGF, PBK)
    • S: –40°C to 125°C (GHH, ZHH, PGF, PBK)
    • Q: -40°C to 125°C (PGF, PBK)

TMS320C24x, Code Composer Studio, DSP/BIOS, and MicroStar BGA are trademarks of Texas Instruments.
IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port
TMS320C28x is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

  • High-Performance Static CMOS Technology
    • 150 MHz (6.67-ns Cycle Time)
    • Low-Power (1.8-V Core @135 MHz, 1.9-V Core @150 MHz, 3.3-V I/O) Design
  • JTAG Boundary Scan Support
  • High-Performance 32-Bit CPU (TMS320C28x)
    • 16 x 16 and 32 x 32 MAC Operations
    • 16 x 16 Dual MAC
    • Harvard Bus Architecture
    • Atomic Operations
    • Fast Interrupt Response and Processing
    • Unified Memory Programming Model
    • 4M Linear Program/Data Address Reach
    • Code-Efficient (in C/C++ and Assembly)
    • Code and Pin Compatible to F2810, F2811, and F2812 devices
    • TMS320F24x/LF240x Processor Source Code Compatible
  • On-Chip Memory
    • 20K x 16 Total Single-Access RAM (SARAM)
      • L0 and L1: 2 Blocks of 4K x 16 Each SARAM
      • L2 and L3: 2 Blocks of 1K X 16 SARAM
      • H0: 1 Block of 8K x 16 SARAM
      • M0 and M1: 2 Blocks of 1K x 16 Each SARAM
  • SPI, SCI, and GPIO Boot Loader Modes to Support Loading Code From Off-chip Sources to On-chip RAM. SPI Boot Mode Supports Loading From an External Serial EEPROM.
  • Boot ROM (4K x 16)
    • With Software Boot Modes
    • Standard Math Tables
  • External Interface (2812)
    • Up to 1M Total Memory
    • Programmable Wait States
    • Programmable Read/Write Strobe Timing
    • Three Individual Chip Selects
  • Clock and System Control
    • Dynamic PLL Ratio Changes Supported
    • On-Chip Oscillator
    • Watchdog Timer Module
  • Three External Interrupts
  • Peripheral Interrupt Expansion (PIE) Block That Supports 45 Peripheral Interrupts
  • Three 32-Bit CPU-Timers
  • Motor Control Peripherals
    • Two Event Managers (EVA, EVB)
    • Compatible to 240xA Devices
  • Serial Port Peripherals
    • Serial Peripheral Interface (SPI)
    • Two Serial Communications Interfaces (SCIs), Standard UART
    • Enhanced Controller Area Network (eCAN)
    • Multichannel Buffered Serial Port (McBSP)
  • 12-Bit ADC, 16 Channels
    • 2 x 8 Channel Input Multiplexer
    • Two Sample-and-Hold
    • Single/Simultaneous Conversions
    • Fast Conversion Rate: 80 ns/12.5 MSPS
  • Up to 56 General Purpose I/O (GPIO) Pins
  • Advanced Emulation Features
    • Analysis and Breakpoint Functions
    • Real-Time Debug via Hardware
  • Development Tools Include
    • ANSI C/C++ Compiler/Assembler/Linker
    • Code Composer Studio™ IDE
    • DSP/BIOS™
    • JTAG Scan Controllers
  • Low-Power Modes and Power Savings
    • IDLE, STANDBY, HALT Modes Supported
    • Disable Individual Peripheral Clocks
  • Package Options
    • 179-Ball MicroStar BGA™ With External Memory Interface (GHH), (ZHH) (2812)
    • 176-Pin Low-Profile Quad Flatpack (LQFP) With External Memory Interface (PGF) (2812)
    • 128-Pin LQFP Without External Memory Interface (PBK) (2811)
  • Temperature Options:
    • A: –40°C to 85°C (GHH, ZHH, PGF, PBK)
    • S: –40°C to 125°C (GHH, ZHH, PGF, PBK)
    • Q: -40°C to 125°C (PGF, PBK)

TMS320C24x, Code Composer Studio, DSP/BIOS, and MicroStar BGA are trademarks of Texas Instruments.
IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port
TMS320C28x is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

The TMS320R2811 and TMS320R2812 devices, members of the TMS320C28x™ DSP generation, are highly integrated, high-performance solutions for demanding control applications. The functional blocks and the memory maps are described in Section 3, Functional Overview.

Throughout this document, TMS320R2811 and TMS320R2812 are abbreviated as R2811 and R2812, respectively.

The TMS320R2811 and TMS320R2812 devices, members of the TMS320C28x™ DSP generation, are highly integrated, high-performance solutions for demanding control applications. The functional blocks and the memory maps are described in Section 3, Functional Overview.

Throughout this document, TMS320R2811 and TMS320R2812 are abbreviated as R2811 and R2812, respectively.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
TMS320F28377S ACTIVE C2000™ 32-bit MCU with 400 MIPS, 1xCPU, 1xCLA, FPU, TMU, 1024 KB flash, EMIF, 16b ADC This product is the latest series for high performance C2000 real-time control.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 30
Type Title Date
* Data sheet TMS320R2811, TMS320R2812 Digital Signal Processors datasheet (Rev. C) 26 Jun 2006
* Errata TMS320R2811 and TMS320R2812 Digital Signal Processors Silicon Errata (Rev. E) 28 Sep 2016
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 30 Apr 2024
Application note EEPROM Emulation for Gen 2 C2000 Real-Time MCUs (Rev. A) 23 Jul 2020
Application note Programming TMS320x28xx and 28xxx Peripherals in C/C++ (Rev. E) PDF | HTML 19 Dec 2017
Application note C2000™ MISRA-C Policy 26 Sep 2017
Application note Programming Examples for the TMS320x28xx eCAN (Rev. B) PDF | HTML 12 Sep 2017
Application note Calculating FIT for a Mission Profile 24 Mar 2015
User guide TMS320x281x System Control and Interrupts Reference Guide (Rev. G) 20 Aug 2012
User guide TMS320x281x Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. D) 29 Aug 2011
Application note Programming External Nonvolatile Memory Using SDFlash for TMS320C28x Devices 16 Nov 2009
User guide TMS320x281x Serial Communications Interface (SCI) Reference Guide (Rev. D) 07 Jul 2009
Application note Common Object File Format (COFF) 15 Apr 2009
Application note Migrating from TMS320x2833x/2823x to TMS320x2834x 03 Mar 2009
User guide TMS320x281x Serial Peripheral Interface (SPI)Reference Guide (Rev. E) 06 Feb 2009
User guide TMS320x280x, 2801x, 2804x Serial Peripheral Interface (SPI) Reference Guide 05 Feb 2009
User guide TMS320x280x, 2801x DSP Enhanced Controller Area Network (eCAN) User's Guide 22 Jan 2009
User guide TMS320x281x Enhanced Controller Area Network (eCAN) Reference Guide (Rev. F) 22 Jan 2009
Application note Flash Programming Solutions for the TMS320F28xxx DSCs 19 Aug 2008
Application note An Overview of Designing Analog Interface With TM320F28xx/28xxx DSCs (Rev. A) 14 May 2008
Application note Microstepping Bipolar Drive of Two-Phase Hybrid Stepping Motor on F2808 DSP 02 May 2008
Application note TMS320F281x Boot ROM Serial Flash Programming 11 Oct 2007
Application note Interfacing SD/MMC Cards With TMS320F28xxx DSCs 26 Jul 2007
User guide TMS320x281x Event Manager Reference Guide (Rev. E) 27 Jun 2007
Application note Using Enhanced Pulse Width Modulator (ePWM) Module for 0-100% Duty Cycle Control 20 Dec 2006
User guide TMS320x281x Boot ROM Reference Guide (Rev. C) 04 Dec 2006
Application note Using the eQEP Module in TMS320x280x as a Dedicated Capture 30 Nov 2006
Application note Migrating from TMS320x281x to TMS320x280x/2801x/2804x (Rev. A) 05 Oct 2006
Application note Online Stack Overflow Detection on the TMS320C28x DSP 02 May 2003
User guide C2000 Real-Time Control Peripheral Reference Guide (Rev. S) PDF | HTML 30 Aug 2001

Design & development

Please view the Design & development section on a desktop.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos