JAJSE62A November 2017 – December 2021 TPS55160-Q1 , TPS55162-Q1 , TPS55165-Q1
PRODUCTION DATA
The power-good indicator pin (PG) is an open-drain output pin. The PG pin requires an external pullup resistor to flag the power-good status. For this design example, select a 100-kΩ resistor to pull up the PG pin from the output rail.
The PG_DLY pin sets the delay time for the PG status to flip. Follow the instructions listed in the Section 8.3.7 to program the delay.