Product details

Technology family AC Function Digital Multiplexer Configuration 8:1 Number of channels 1 Operating temperature range (°C) -55 to 125 Rating Catalog
Technology family AC Function Digital Multiplexer Configuration 8:1 Number of channels 1 Operating temperature range (°C) -55 to 125 Rating Catalog
SOIC (D) 16 59.4 mm² 9.9 x 6
  • Buffered inputs
  • Typical propagation delay
    • 6ns at VCC = 5V, TA = 25°C, CL = 50pF
  • Exceeds 2kV ESD protection MIL-STD-883, method 3015
  • SCR-latchup-resistant CMOS process and circuit design
  • Speed of bipolar FAST™/AS/S with significantly reduced power consumption
  • Balanced propagation delays
  • AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
  • ±24mA output drive current
    • Fanout to 15 FAST™ ICs
    • Drives 50Ω transmission lines
  • Buffered inputs
  • Typical propagation delay
    • 6ns at VCC = 5V, TA = 25°C, CL = 50pF
  • Exceeds 2kV ESD protection MIL-STD-883, method 3015
  • SCR-latchup-resistant CMOS process and circuit design
  • Speed of bipolar FAST™/AS/S with significantly reduced power consumption
  • Balanced propagation delays
  • AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
  • ±24mA output drive current
    • Fanout to 15 FAST™ ICs
    • Drives 50Ω transmission lines

The CD74AC251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement (Y) outputs as well as an Output Enable (OE) input. The OE must be at a LOW logic level to enable this device. When the OE input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and Y outputs.

The CD74AC251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement (Y) outputs as well as an Output Enable (OE) input. The OE must be at a LOW logic level to enable this device. When the OE input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and Y outputs.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
SN74HCS151 ACTIVE 8-line to 1-line data selectors/multiplexers Longer average propagation delay (12ns), lower average drive strength (7.8mA)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 13
Type Title Date
* Data sheet CD74AC251 8-Input Multiplexer, Three-State datasheet (Rev. A) PDF | HTML 19 Aug 2024
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
More literature HiRel Unitrode Power Management Brochure 07 Jul 2009
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996
Application note Live Insertion 01 Oct 1996
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 01 Apr 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Not available on TI.com
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos