Detalles del producto

Configuration 16:1 Number of channels 1 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 5 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 14 Operating temperature range (°C) -55 to 125 Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
Configuration 16:1 Number of channels 1 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 5 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 14 Operating temperature range (°C) -55 to 125 Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
SOIC (DW) 24 159.65 mm² 15.5 x 10.3 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • High-voltage types (20V rating)
    • CD4067B – single 16-channel multiplexer or demultiplexer
  • Low ON resistance: 125Ω (typ) over 15Vp-p signal-input range for VDD–VSS = 15V
  • High OFF resistance: channel leakage of ±10pA (typ) at VDD – VSS = 10V
  • Matched switch characteristics: RON = 5Ω (typ) for VDD – VSS = 15V
  • Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2µW (typ) at VDD – VSS = 10V
  • Binary address decoding on chip
  • 5V, 10V, and 15V parametric ratings
  • 100% tested for quiescent current at 20V
  • Standardized symmetrical output characteristics
  • Maximum input current of 1µA at 18V over full package temperature range: 100nA at 18V and 25°C
  • Meets all requirements of JEDEC tentative standard No. 13-B, Standard Specifications for Description of "B" Series CMOS Devices
  • High-voltage types (20V rating)
    • CD4067B – single 16-channel multiplexer or demultiplexer
  • Low ON resistance: 125Ω (typ) over 15Vp-p signal-input range for VDD–VSS = 15V
  • High OFF resistance: channel leakage of ±10pA (typ) at VDD – VSS = 10V
  • Matched switch characteristics: RON = 5Ω (typ) for VDD – VSS = 15V
  • Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2µW (typ) at VDD – VSS = 10V
  • Binary address decoding on chip
  • 5V, 10V, and 15V parametric ratings
  • 100% tested for quiescent current at 20V
  • Standardized symmetrical output characteristics
  • Maximum input current of 1µA at 18V over full package temperature range: 100nA at 18V and 25°C
  • Meets all requirements of JEDEC tentative standard No. 13-B, Standard Specifications for Description of "B" Series CMOS Devices

CD40x7B CMOS analog multiplexers or demultiplexers are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. When these devices are used as demultiplexers, the channel in or out terminals are the outputs and the common out or in terminals are the inputs. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A, B, C, D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

A logic "1" present at the inhibit input turns all channels off.

The CD40x7B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

CD40x7B CMOS analog multiplexers or demultiplexers are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. When these devices are used as demultiplexers, the channel in or out terminals are the outputs and the common out or in terminals are the inputs. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A, B, C, D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

A logic "1" present at the inhibit input turns all channels off.

The CD40x7B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
TMUX4051 ACTIVO Multiplexor de canal único ±12 V, 8:1, con lógica compatible de 1.8 V Higher voltage range

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 9
Tipo Título Fecha
* Data sheet CD40x7B CMOS Analog Multiplexers or Demultiplexers datasheet (Rev. C) PDF | HTML 01 jul 2024
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 02 jun 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 01 dic 2021
Selection guide Logic Guide (Rev. AB) 12 jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 dic 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 ene 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 jul 2004
User guide Signal Switch Data Book (Rev. A) 14 nov 2003
Application note Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 03 dic 2001

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Adaptador de interfaz

LEADED-ADAPTER1 — Adaptador de montaje superficial a conector macho DIP para pruebas rápidas de encapsulados con plomo

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

Guía del usuario: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SOIC (DW) 24 Ultra Librarian
TSSOP (PW) 24 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos