Soporte de software
TPS659039-Q1
PMIC con 7 reductores de 3.135 V a 5.25 V y 6 LDO para automoción para procesadores ARM Cortex-A15
Hoja de datos
TPS659039-Q1
- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
- Temperature Grade 3: –40°C to 85°C
- ESD Classification:
- HBM Level 2
- CDM Level C3
- Latch-Up Classification:
- Level IIB for I2C and SPI Terminals
- Level IIA for all other Terminals
- AEC-Q100 Qualified With the Following Results:
- Seven Step-Down Switched-Mode Power Supply (SMPS) Regulators:
- One 0.7 to 1.65 V at 6 A (10-mV Steps)
- Dual-Phase Configuration With Digital Voltage Scaling (DVS) Control
- One 0.7 to 1.65 V at 4 A (10-mV Steps)
- Dual-Phase Configuration With DVS Control
- One 0.7 to 3.3 V at 3 A (10 or 20-mV Steps)
- Single-Phase Configuration
- This Regulator can be Combined With the 6 A Resulting in a 9 A Triple-Phase Regulator (DVS Controlled)
- Two 0.7 to 3.3 V at 2 A (10 or 20-mV Steps)
- Single-Phase Configuration
- One Regulator With DVS Control, Which can also be Configured as a 3-A Regulator
- Two 0.7 to 3.3 V at 1 A (10 or 20-mV Steps)
- Single-Phase Configuration
- One Regulator With DVS Control
- Output Current Measurement in All Except 1-A SMPS Regulators
- Differential Remote Sensing (Output and Ground) in Dual-Phase and Triple-Phase Regulators
- Hardware and Software-Controlled ECO-mode™ up to 5 mA with 15-µA Quiescent Current
- Short-Circuit Protection
- Powergood Indication (Voltage and Overcurrent Indication)
- Internal Soft-Start for In-Rush Current Limitation
- Ability to synchronize SMPS to External Clock or Internal Fallback Clock With Phase Synchronization
- One 0.7 to 1.65 V at 6 A (10-mV Steps)
- Eleven General-Purpose Low Dropout (LDO) Regulators (50-mV Steps):
- Four 0.9 to 3.3 V at 300 mA With Preregulated Supply
- Four 0.9 to 3.3 V at 200 mA With Preregulated Supply
- One 0.9 to 3.3 V at 50 mA With Preregulated Supply
- One 100-mA USB LDO
- One Low-Noise LDO 0.9 to 3.3 V up to 100 mA (Low Noise Performance up to 50 mA)
- Two Additional LDOs for PMU Internal Use
- Short-Circuit Protection
- Clock Management 16-MHz Crystal Oscillator and 32-kHz RC Oscillator
- One Buffered 32-kHz Output
- Real-Time Clock (RTC) With Alarm Wake-Up Mechanism
- 12-bit Sigma-Delta General-Purpose Analog-to-Digital-Converter (GPADC) With Three External Input Channels and Six Internal Channels for Self Monitoring
- Thermal Monitoring
- High Temperature Warning
- Thermal Shutdown
- Control
- Configurable Power-Up and Power-Down Sequences (One-Time Programmable [OTP])
- Configurable Sequences Between the SLEEP and ACTIVE States (OTP Programmable)
- One Dedicated Digital Output Signal (REGEN) that can be Included in the Start-up Sequence
- Three Digital Output Signals MUXed With GPIO that can be Included in the Start-up Sequence
- Selectable Control Interface
- One Serial Peripheral Interface (SPI) for Resource Configurations and DVS Control
- Two I2C Interfaces. One Dedicated for DVS Control, and a General Purpose I2C Interface for Resource Configuration and DVS Control
- Undervoltage Lockout
- System Voltage Range from 3.135 to 5.25 V
- Package Options
- 12-mm × 12-mm 169-pin nFBGA with 0,8-mm Ball Pitch
The TPS659038-Q1 and TPS659039-Q1 devices are integrated power-management integrated circuits (PMICs) for automotive applications. The device provides seven configurable step-down converters with up to 6 A of output current for memory, processor core, input-output (I/O), or preregulation of LDOs. One of these configurable step-down converters can be combined with another 3-A regulator to allow up to 9 A of output current. All of the step-down converters can synchronize to an external clock source between 1.7 Mhz and 2.7 MHz, or an internal fall back clock at 2.2 MHz. The TPS659038-Q1 device contains 11 LDO regulators while the TPS659039-Q1 device contains six LDO regulators for external use. These LDO regulators can be supplied from either a system supply or a preregulated supply. The power-up and power-down controller is configurable and supports any power-up and power-down sequences (OTP based). The TPS659038-Q1 and TPS659039-Q1 devices include a 32-kHz RC oscillator to sequence all resources during power up and power down. In cases where a fast start up is needed, a 16-MHz crystal oscillator is also included to quickly generate a stable 32-kHz for the system. All LDOs and SMPS converters can be controlled by the SPI or I2C interface, or by power request signals. In addition, voltage scaling registers allow transitioning the SMPS to different voltages by SPI, I2C, or roof and floor control. One dedicated pin in each package can be configured as part of the power-up sequence to control external resources. General-purpose input-output (GPIO) functionality is available and two GPIOs can be configured as part of the power-up sequence to control external resources. Power request signals enable power mode control for power optimization. The device includes a general-purpose (GP) sigma-delta analog-to-digital converter (ADC) with three external input channels. The TPS659038-Q1 and TPS659039-Q1 device is available in a 13-ball × 13-ball nFBGA package with a 0,8-mm pitch.
Documentación técnica
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 10 Diseño y desarrollo
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
Placa de evaluación
MMWCAS-DSP-EVM — Módulo de evaluación DSP de radar de imágenes en cascada mmWave
The MMWCAS-DSP evaluation module (EVM) design provides a processing foundation for a cascaded imaging radar system. Cascade radar devices can support front, long-range radar (LRR), beamforming applications, as well as corner- and side-cascade radar and sensor fusion systems. This EVM design (...)
Guía del usuario: PDF
Modelo de simulación
TPS659039-Q1 Unencrypted PSpice Transient Model Package (Rev. A)
SLVMAF9A.ZIP (878 KB) - PSpice Model
Diseños de referencia
TIDEP-01017 — Diseño de referencia de captura de radar de imágenes en cascada mediante el procesador Jacinto™ ADAS
This reference design provides a processing foundation for a cascaded imaging radar system. Cascade radar devices can support front, long-range (LRR) beam-forming applications as well as corner- and side-cascade radar and sensor fusion systems. This reference design provides qualified developers (...)
Diseños de referencia
TIDA-00801 — Diseño de referencia de potencia del procesador de información y entretenimiento sin batería de cali
The TIDA-00801 reference design is a full off-battery to point of load power solution supporting input voltages as low as 2V. It uses the Boost plus Buck DC/DC regulator TPS43330A-Q1 supporting an input voltage range of 2V to 40V and allowing the design to support not only (...)
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| NFBGA (ZWS) | 169 | Ultra Librarian |
Pedidos y calidad
Información incluida:
- RoHS
- REACH
- Marcado del dispositivo
- Acabado de plomo/material de la bola
- Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
- Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
- Contenido del material
- Resumen de calificaciones
- Monitoreo continuo de confiabilidad
Información incluida:
- Lugar de fabricación
- Lugar de ensamblaje
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
Soporte y capacitación
Foros de TI E2E™ con asistencia técnica de los ingenieros de TI
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.