LF412

ACTIVE

Dual, 36-V, 3-MHz, high slew rate (13-V/µs), 3-mV offset voltage, JFET-input op amp

A newer version of this product is available

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device
TL072H ACTIVE Dual, 40-V, 5-MHz, 4-mV offset voltage, 20-V/µs, In to V+ op amp with -40°C to 125°C operation Wider temperature range (-40°C to 125°C), higher slew rate (20 V/us), lower quiescent current (0.0937mA), wider voltage range (4.5 V to 40 V)
TL082H ACTIVE Dual, 40-V, 5.25-MHz, 4-mV offset voltage, 20-V/µs, In to V+ op amp with -40°C to 125°C operation Wider supply range (4.5 V to 40 V), higher GBW (5.25 MHz), faster slew rate (20 V/us), lower power (0.9375 mA), higher output current (26 mA)

Product details

Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 36 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 7 Rail-to-rail No GBW (typ) (MHz) 3 Slew rate (typ) (V/µs) 13 Vos (offset voltage at 25°C) (max) (mV) 3 Iq per channel (typ) (mA) 2.25 Vn at 1 kHz (typ) (nV√Hz) 18 Rating Catalog Operating temperature range (°C) 0 to 70 Offset drift (typ) (µV/°C) 10 Input bias current (max) (pA) 200 CMRR (typ) (dB) 100 Iout (typ) (A) 0.025 Architecture FET Input common mode headroom (to negative supply) (typ) (V) 3.5 Input common mode headroom (to positive supply) (typ) (V) 0.5 Output swing headroom (to negative supply) (typ) (V) 1.5 Output swing headroom (to positive supply) (typ) (V) -1.5
Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 36 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 7 Rail-to-rail No GBW (typ) (MHz) 3 Slew rate (typ) (V/µs) 13 Vos (offset voltage at 25°C) (max) (mV) 3 Iq per channel (typ) (mA) 2.25 Vn at 1 kHz (typ) (nV√Hz) 18 Rating Catalog Operating temperature range (°C) 0 to 70 Offset drift (typ) (µV/°C) 10 Input bias current (max) (pA) 200 CMRR (typ) (dB) 100 Iout (typ) (A) 0.025 Architecture FET Input common mode headroom (to negative supply) (typ) (V) 3.5 Input common mode headroom (to positive supply) (typ) (V) 0.5 Output swing headroom (to negative supply) (typ) (V) 1.5 Output swing headroom (to positive supply) (typ) (V) -1.5
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6
  • Low Input Bias Current...50 pA Typ
  • Low Input Noise Current
    0.01 pA/ Hz\ Typ
  • Low Supply Current...4.5 mA Typ
  • High Input impedance...1012 Typ
  • Internally Trimmed Offset Voltage
  • Wide Gain Bandwidth...3 MHz Typ
  • High Slew Rate...13 V/us Typ
  • Low Input Bias Current...50 pA Typ
  • Low Input Noise Current
    0.01 pA/ Hz\ Typ
  • Low Supply Current...4.5 mA Typ
  • High Input impedance...1012 Typ
  • Internally Trimmed Offset Voltage
  • Wide Gain Bandwidth...3 MHz Typ
  • High Slew Rate...13 V/us Typ

This device is a low-cost, high-speed, JFET-input operational amplifier with very low input offset voltage and a specified maximum input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and a fast slew rate. In addition, the matched high-voltage JFET input provides very low input bias and offset currents.

The LF412C can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF412C is characterized for operation from 0°C to 70°C.

This device is a low-cost, high-speed, JFET-input operational amplifier with very low input offset voltage and a specified maximum input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and a fast slew rate. In addition, the matched high-voltage JFET input provides very low input bias and offset currents.

The LF412C can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF412C is characterized for operation from 0°C to 70°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet Dual JFET-Input Operational Amplifier datasheet (Rev. B) 01 Aug 1994
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017
Application note AN-447 Protection Schemes for BI-FET Amplifiers and Switches 02 May 2004
Application note Get Fast Stable Response From Improved Unity-Gain Followers 02 Oct 2002
Application note Get More Power Out of Dual or Quad Op-Amps 02 Oct 2002

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

AMP-PDK-EVM — Amplifier performance development kit evaluation module

The amplifier performance development kit (PDK) is an evaluation module (EVM) kit to test common operational amplifier (op amp) parameters and is compatible with most op amps and comparators. The EVM kit offers a main board with several socketed daughtercard options to fit package needs, allowing (...)

User guide: PDF | HTML
Evaluation board

DIP-ADAPTER-EVM — DIP adapter evaluation module

Speed up your op amp prototyping and testing with the DIP adapter evaluation module (DIP-ADAPTER-EVM), which provides a fast, easy and inexpensive way to interface with small surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them (...)

User guide: PDF
Not available on TI.com
Evaluation board

DUAL-DIYAMP-EVM — Dual-channel universal do-it-yourself (DIY) amplifier circuit evaluation module

The DUAL-DIYAMP-EVM is an evaluation module (EVM) family that provides engineers and do it yourselfers (DIYers) with real-world amplifier circuits, enabling quick evaluation of design concepts and verify simulations. It is designed specifically for dual package op amps in the (...)

User guide: PDF
Not available on TI.com
Simulation model

LF412(C) PSpice Model

SLOJ041.ZIP (0 KB) - PSpice Model
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Design tool

CIRCUIT060013 — Inverting amplifier with T-network feedback circuit

This design inverts the input signal, VIN, and applies a signal gain of 1000 V/V or 60 dB. The inverting amplifier with T-feedback network can be used to obtain a high gain without a small value for R4 or very large values for the feedback resistors.
Design tool

CIRCUIT060015 — Adjustable reference voltage circuit

This circuit combines an inverting and non-inverting amplifier to make a reference voltage adjustable from the negative of the input voltage up to the input voltage. Gain can be added to increase the maximum negative reference level.
Design tool

CIRCUIT060074 — High-side current sensing with comparator circuit

This high-side, current sensing solution uses one comparator with a rail-to-rail input common mode range to create an over-current alert (OC-Alert) signal at the comparator output (COMP OUT) if the load current rises above 1 A. The OC-Alert signal in this implementation is active low. So when the (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos