Power Monitoring and Switching for Non-Volatile Control of SRAMs
Input Decoder Allows Control of 1 or 2 Banks of SRAM
Write-Protect Control
3-V Primary Cell Input
3.3-V Operation
Reset Output for System Power-On Reset
Less than 20-ns Chip Enable Propagation Delay
Small 16-Lead TSSOP Package
APPLICATIONS
- NVSRAM Modules
- Point-of-Sale Systems
- Facsimile, Printers and Photocopiers
- Internet Appliances
- Servers
- Medical Instrumentation and Industrial Products

Power Monitoring and Switching for Non-Volatile Control of SRAMs
Input Decoder Allows Control of 1 or 2 Banks of SRAM
Write-Protect Control
3-V Primary Cell Input
3.3-V Operation
Reset Output for System Power-On Reset
Less than 20-ns Chip Enable Propagation Delay
Small 16-Lead TSSOP Package
APPLICATIONS
- NVSRAM Modules
- Point-of-Sale Systems
- Facsimile, Printers and Photocopiers
- Internet Appliances
- Servers
- Medical Instrumentation and Industrial Products

The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.

A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.

The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.

A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.

filter

尋找其它電池保護器

下載觀看有字幕稿的影片影片

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

	類型	標題		日期
*	Data sheet	bq2205LY SRAM Controller datasheet		2003年 9月 25日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝	針腳	CAD 符號、佔位空間與 3D 模型
TSSOP (PW)	16	Ultra Librarian

適用 TI 的評估品項標準條款與條件。

BQ2205LY

用於雙 SRAM 記憶體組的電池備份監控器

BQ2205LY

產品詳細資料

技術文件

設計與開發

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

影片系列

影片