封裝資訊
封裝 | 針腳 SOIC (D) | 14 |
操作溫度範圍 (°C) -55 to 125 |
包裝數量 | 運送業者 2,500 | LARGE T&R |
CD74HC73 的特色
- Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
- Asynchronous reset
- Complementary outputs
- Buffered inputs
- Typical fMAX = 60 MHz at VCC = 5 V, CL = 15 pF, TA = 25℃
- Fanout (over temperature range)
- Standard outputs: 10 LSTTL loads
- Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: –55℃ to 125℃
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC types
- 2 V to 6V operation
- High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V
- HCT types
- 4.5 V to 5.5 V operation
- Direct LSTTL input logic compatibility, VIL = 0.8 V (max), VIH = 2 V (min)
- CMOS input compatibility, II ≤ 1 µA at VOL, VOH