現在提供此產品的更新版本

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
ISO7710 現行 耐用 EMC、單通道強化型數位隔離器 Pin-to-pin upgrade with higher isolation, stronger CMTI, wider supply range and better immunity

產品詳細資料

Rating Catalog Integrated isolated power No Isolation rating Basic Number of channels 1 Forward/reverse channels 1 forward / 0 reverse Default output High Data rate (max) (Mbps) 100 Surge isolation voltage (VIOSM) (VPK) 4000 Transient isolation voltage (VIOTM) (VPK) 4000 Withstand isolation voltage (VISO) (Vrms) 2500 CMTI (min) (V/µs) 25000 Operating temperature range (°C) -40 to 125 Supply voltage (max) (V) 5 Supply voltage (min) (V) 3.3 Propagation delay time (typ) (µs) 0.017 Current consumption per channel (DC) (typ) (mA) 4.3 Creepage (min) (mm) 4, 6 Clearance (min) (mm) 4, 6
Rating Catalog Integrated isolated power No Isolation rating Basic Number of channels 1 Forward/reverse channels 1 forward / 0 reverse Default output High Data rate (max) (Mbps) 100 Surge isolation voltage (VIOSM) (VPK) 4000 Transient isolation voltage (VIOTM) (VPK) 4000 Withstand isolation voltage (VISO) (Vrms) 2500 CMTI (min) (V/µs) 25000 Operating temperature range (°C) -40 to 125 Supply voltage (max) (V) 5 Supply voltage (min) (V) 3.3 Propagation delay time (typ) (µs) 0.017 Current consumption per channel (DC) (typ) (mA) 4.3 Creepage (min) (mm) 4, 6 Clearance (min) (mm) 4, 6
SOIC (D) 8 29.4 mm² 4.9 x 6
  • 100 and 150Mbps signaling rate options
  • Propagation delay is 12ns typical.
  • Pulse skew is 0.5ns typical.
  • Low-power sleep mode
  • Typical 28year life at rated working voltage (see Isolation Lifetime Projection)

  • High electromagnetic immunity (see application note ISO72x Digital Isolator Magnetic-Field Immunity)
  • Failsafe output
  • Drop-in replacement for most opto and magnetic isolators
  • Operates from 3.3V and 5V supplies
  • –40°C to +125°C operating temperature range
  • Safety-related certifications:
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • UL 1577 component recognition program
    • IEC 61010-1, IEC 62368-1 certifications
  • 100 and 150Mbps signaling rate options
  • Propagation delay is 12ns typical.
  • Pulse skew is 0.5ns typical.
  • Low-power sleep mode
  • Typical 28year life at rated working voltage (see Isolation Lifetime Projection)

  • High electromagnetic immunity (see application note ISO72x Digital Isolator Magnetic-Field Immunity)
  • Failsafe output
  • Drop-in replacement for most opto and magnetic isolators
  • Operates from 3.3V and 5V supplies
  • –40°C to +125°C operating temperature range
  • Safety-related certifications:
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • UL 1577 component recognition program
    • IEC 61010-1, IEC 62368-1 certifications

The ISO721, ISO721M, ISO722, and ISO722M devices are digital isolators with a logic input and output buffer separated by a silicon dioxide (SiO2) insulation barrier. This barrier provides galvanic isolation of up to 4000 VPK per VDE 0884-17. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to provide the proper dc level of the output.

If this dc-refresh pulse is not received for more than 4µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic-high state.

These devices require two supply voltages of 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 3.3V supply and all outputs are 4mA CMOS.

The ISO722 and ISO722M devices include an active-low output enable that when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO721 and ISO722 devices have TTL input thresholds and a noise filter at the input that prevent transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M and ISO722M devices have CMOS VCC / 2 input thresholds, but do not have the noise-filter and the additional propagation delay. These features of the ISO721M device also provide for reduced-jitter operation.

The ISO721, ISO721M, ISO722, and ISO722M devices are characterized for operation over the ambient temperature range of –40°C to +125°C.

The ISO721, ISO721M, ISO722, and ISO722M devices are digital isolators with a logic input and output buffer separated by a silicon dioxide (SiO2) insulation barrier. This barrier provides galvanic isolation of up to 4000 VPK per VDE 0884-17. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to provide the proper dc level of the output.

If this dc-refresh pulse is not received for more than 4µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic-high state.

These devices require two supply voltages of 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 3.3V supply and all outputs are 4mA CMOS.

The ISO722 and ISO722M devices include an active-low output enable that when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO721 and ISO722 devices have TTL input thresholds and a noise filter at the input that prevent transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M and ISO722M devices have CMOS VCC / 2 input thresholds, but do not have the noise-filter and the additional propagation delay. These features of the ISO721M device also provide for reduced-jitter operation.

The ISO721, ISO721M, ISO722, and ISO722M devices are characterized for operation over the ambient temperature range of –40°C to +125°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 14
類型 標題 日期
* Data sheet ISO72x Single-Channel High-Speed Digital Isolators datasheet (Rev. M) PDF | HTML 2024年 10月 22日
Certificate VDE Certificate for Basic Isolation for DIN EN IEC 60747-17 (Rev. W) 2024年 1月 31日
Application note Digital Isolator Design Guide (Rev. G) PDF | HTML 2023年 9月 13日
White paper Improve Your System Performance by Replacing Optocouplers with Digital Isolators (Rev. C) PDF | HTML 2023年 9月 7日
Certificate CSA Certificate for ISO72xD 2023年 2月 21日
Certificate UL Certificate of Compliance File E181974 Vol 3 Sec 1 2022年 8月 8日
EVM User's guide ISO72XEVM (Rev. A) PDF | HTML 2022年 6月 30日
White paper Why are Digital Isolators Certified to Meet Electrical Equipment Standards? 2021年 11月 16日
White paper Distance Through Insulation: How Digital Isolators Meet Certification Requiremen PDF | HTML 2021年 6月 11日
EVM User's guide Universal Digital Isolator Evaluation Module PDF | HTML 2021年 3月 4日
Application note ISO72x Digital Isolator Magnetic-Field Immunity (Rev. B) 2018年 8月 7日
Application note High-Voltage Lifetime of the ISO72x Family of Digital Isolators (Rev. A) 2018年 8月 1日
Application note The ISO72x Family of High-Speed Digital Isolators (Rev. A) 2018年 8月 1日
Application brief Considerations for Selecting Digital Isolators 2018年 7月 24日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DIGI-ISO-EVM — 通用數位隔離器評估模組

DIGI-ISO-EVM 是一款評估模組 (EVM),可評估任何 TI 單通道、雙通道、三通道、四通道或六通道數位隔離器裝置,並提供五種不同封裝 - 8 接腳窄體 SOIC (D)、8 接腳寬體 SOIC (DWV)、16 接腳寬體 SOIC (DWW)、16 接腳超寬體 SOIC (DWW) 和 16 接腳 (DBQ) 封裝。EVM 具備足夠 Berg 接腳選項,可用於評估具最少外部零組件的裝置。

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

ISO72x IBIS Model (Rev. A)

SLLC282A.ZIP (15 KB) - IBIS Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片