產品詳細資料

Technology family V Rating Military Operating temperature range (°C) 0 to 70
Technology family V Rating Military Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² 12 x 12
  • 512 × 18-Bit Organization Array (SN74V215)
  • 1024 × 18-Bit Organization Array (SN74V225)
  • 2048 × 18-Bit Organization Array (SN74V235)
  • 4096 × 18-Bit Organization Array (SN74V245)
  • 7.5-ns Read/Write Cycle Time
  • 3.3-V VCC, 5-V Input Tolerant
  • First-Word or Standard Fall-Through Timing
  • Single or Double Register-Buffered Empty and Full Flags
  • Easily Expandable in Depth and Width
  • Asynchronous or Coincident Read and Write Clocks
  • Asynchronous or Synchronous Programmable Almost-Empty and Almost-Full Flags With Default Settings
  • Half-Full Flag Capability
  • Output Enable Puts Output Data Bus in High-Impedance State
  • High-Performance Submicron CMOS Technology
  • Packaged in 64-Pin Thin Quad Flat Package
  • DSP and Microprocessor Interface Control Logic
  • Provide a DSP Glueless Interface to Texas Instruments TMS320™ DSPs

DSP-SYNC and TMS320 are trademarks of Texas Instruments.

  • 512 × 18-Bit Organization Array (SN74V215)
  • 1024 × 18-Bit Organization Array (SN74V225)
  • 2048 × 18-Bit Organization Array (SN74V235)
  • 4096 × 18-Bit Organization Array (SN74V245)
  • 7.5-ns Read/Write Cycle Time
  • 3.3-V VCC, 5-V Input Tolerant
  • First-Word or Standard Fall-Through Timing
  • Single or Double Register-Buffered Empty and Full Flags
  • Easily Expandable in Depth and Width
  • Asynchronous or Coincident Read and Write Clocks
  • Asynchronous or Synchronous Programmable Almost-Empty and Almost-Full Flags With Default Settings
  • Half-Full Flag Capability
  • Output Enable Puts Output Data Bus in High-Impedance State
  • High-Performance Submicron CMOS Technology
  • Packaged in 64-Pin Thin Quad Flat Package
  • DSP and Microprocessor Interface Control Logic
  • Provide a DSP Glueless Interface to Texas Instruments TMS320™ DSPs

DSP-SYNC and TMS320 are trademarks of Texas Instruments.

The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast as 5 ns. These DSP-Sync™ FIFO memories feature read and write controls for use in applications such as DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications.

These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE)\ input controls the 3-state output.

The synchronous FIFOs have two fixed flags, empty flag/output ready (EF\/OR\) and full flag/input ready (FF\/IR\), and two programmable flags, almost-empty (PAE)\ and almost-full (PAF)\. The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD)\. A half-full flag (HF)\ is available when the FIFO is used in a single-device configuration.

Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN)\ does not have to be asserted for accessing the first word.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN\ and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI\ and XO\ pins are used to expand the FIFOs. In depth-expansion configuration, first load (FL)\ is grounded on the first device and set to high for all other devices in the daisy chain.

The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0°C to 70°C.

The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast as 5 ns. These DSP-Sync™ FIFO memories feature read and write controls for use in applications such as DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications.

These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE)\ input controls the 3-state output.

The synchronous FIFOs have two fixed flags, empty flag/output ready (EF\/OR\) and full flag/input ready (FF\/IR\), and two programmable flags, almost-empty (PAE)\ and almost-full (PAF)\. The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD)\. A half-full flag (HF)\ is available when the FIFO is used in a single-device configuration.

Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN)\ does not have to be asserted for accessing the first word.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN\ and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI\ and XO\ pins are used to expand the FIFOs. In depth-expansion configuration, first load (FL)\ is grounded on the first device and set to high for all other devices in the daisy chain.

The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0°C to 70°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet SN74V215, SN74V225, SN74V235, SN74V245 datasheet (Rev. E) 2002年 9月 13日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Using TI FIFOs to Interface High-Speed Data Converters With TI TMS320 DSPs 2001年 6月 8日
Application note Designing With TI SN74V2x5 FIFO Programmable Flags 2001年 5月 14日
Application note Power-Dissipation Calculations for TI FIFO Products (Rev. A) 1996年 3月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

SN74V245 IBIS Model

SDFM013.ZIP (4 KB) - IBIS Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PAG) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片