TPL8002-25
- Adjustable Gain From 23.25 dB to –24 dB
- 64-Tap Positions With 0.75 dB Per Step
- Supports 8-MHz Analog Bandwidth
- Operating Range up to –4-V VEE/+4-V VDD
- 100-µA Maximum Static Supply Current
- ±30% End-to-End Resistance Tolerance
- Absolute Tolerance of ±0.3 dB
- Operating Temperature Range From
–40°C to 85°C - ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B,Class II)
- 2000-V Human-Body Model
- APPLICATIONS
- Tandem Adjustable Feedback and Gain
Resistors for Operational Amplifers
- Tandem Adjustable Feedback and Gain
The TPL8002-25 is a programmable resistor device implementing two digital potentiometers with 64 wiper positions each that are tandem controlled through a 6-bit parallel interface. The device has fixed wiper resistances at the respective wiper contacts that tap the potentiometer resistors at a point determined by the binary code present at its digital inputs.
The resistive wiper tap terminals, RSW, of the TPL8002-25 are typically connected to the inverting inputs (–) of an external differential path inverting operational amplifier configuration, with the non-inverting inputs (+) connected through to ground. The applications differential input to the configuration is the devices RG terminals. The differential output of the external operational amplifiers is connected to the devices RF terminals, and thus becomes the differential output of the application configuration.
The resistance between the wiper contacts and the end points RG and RF of the TPL8002-25 provides a logarithmic gain/attenuation response of the configuration. With a digital code of decimal 0 (b000000) the configuration has an inverting maximum attenuation of –24 dB. With a digital code of decimal 32 (b100000) the configuration has inverting unity gain of 0.00 dB. With a digital code of decimal 63 (b111111) the configuration has an inverting maximum gain of +23.25 dB. The response of the configuration with respect to the digital code varies in fixed steps of 0.75 dB.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | Tandem 64 Tap Digital Potentiometer datasheet | 2009年 8月 17日 | |
Application brief | Replacing Digital Potentiometers with Precision DACs | 2019年 7月 3日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
TSSOP (PW) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點