TXS0101

現行

適用開汲極和推拉式應用的 1 位元雙向電壓位準移位器

產品詳細資料

Technology family TXS Bits (#) 1 Data rate (max) (Mbps) 24 High input voltage (min) (V) 1.45 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 14.4 Features Edge rate accelerator, Output enable, Partial power down (Ioff), Vcc isolation Input type Transmission Gate Output type 3-State, Transmission Gate Rating Catalog Operating temperature range (°C) -40 to 85
Technology family TXS Bits (#) 1 Data rate (max) (Mbps) 24 High input voltage (min) (V) 1.45 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 14.4 Features Edge rate accelerator, Output enable, Partial power down (Ioff), Vcc isolation Input type Transmission Gate Output type 3-State, Transmission Gate Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YZP) 6 2.1875 mm² 1.75 x 1.25 SOT-23 (DBV) 6 8.12 mm² 2.9 x 2.8 SOT-5X3 (DRL) 6 2.56 mm² 1.6 x 1.6 SOT-SC70 (DCK) 6 4.2 mm² 2 x 2.1
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2500 V Human-Body Model (A114-B)
      • 200 V Machine Model (A115-A)
      • 1500 V Charged-Device Model (C101)
    • B Port
      • 8 kV Human-Body Model (A114-B)
      • 200 V Machine Model (A115-A)
      • 1500 V Charged-Device Model (C101)
  • No Direction-Control Signal Needed
  • Maximum Data Rates
    • 24 Mbps (Push Pull)
    • 2 Mbps (Open Drain)
  • Available in the Texas Instruments NanoFree™ Package
  • 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (VCCA  ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • No Power-Supply Sequencing Required – Either VCCA or VCCB Can be Ramped First
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • A Port
      • 2500 V Human-Body Model (A114-B)
      • 200 V Machine Model (A115-A)
      • 1500 V Charged-Device Model (C101)
    • B Port
      • 8 kV Human-Body Model (A114-B)
      • 200 V Machine Model (A115-A)
      • 1500 V Charged-Device Model (C101)
  • No Direction-Control Signal Needed
  • Maximum Data Rates
    • 24 Mbps (Push Pull)
    • 2 Mbps (Open Drain)
  • Available in the Texas Instruments NanoFree™ Package
  • 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (VCCA  ≤ VCCB)
  • VCC Isolation Feature – If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • No Power-Supply Sequencing Required – Either VCCA or VCCB Can be Ramped First
  • Ioff Supports Partial-Power-Down Mode Operation

This one-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65 V to 3.6 V. The B port is designed to track VCCB. VCCA must be less than or equal to VCCB. VCCB accepts any supply voltage from 2.3 V to 5.5 V. This allows for low voltage bidirectional translation between any of the 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

This one-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65 V to 3.6 V. The B port is designed to track VCCB. VCCA must be less than or equal to VCCB. VCCB accepts any supply voltage from 2.3 V to 5.5 V. This allows for low voltage bidirectional translation between any of the 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的裝置不同
TXS0104E 現行 適用開汲極和推拉式應用的四位元雙向電壓位準移位器 Same function for 4-channel voltage translator

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet TXS0101 1-Bit Bidirectional Level-Shifting, Voltage-Level Translator With Auto-Direction-Sensing for Open-Drain and Push-Pull Applications datasheet (Rev. D) PDF | HTML 2017年 6月 22日
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 2024年 7月 12日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application brief Integrated vs. Discrete Open Drain Level Translation PDF | HTML 2024年 1月 9日
Application note Leveraging Edge Rate Accelerators with Auto-Sensing Level Shifters PDF | HTML 2023年 9月 29日
Application note Do’s and Don’ts for TXB and TXS Voltage Level-Shifters with Edge Rate Accelerato PDF | HTML 2023年 6月 28日
EVM User's guide TXS-EVM User's Guide (Rev. B) PDF | HTML 2021年 6月 8日
Selection guide Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
Application note Effects of pullup and pulldown resistors on TXS and TXB devices (Rev. A) 2018年 3月 28日
Application note Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices 2017年 11月 19日
Application note Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators 2017年 10月 30日
Application note A Guide to Voltage Translation With TXS-Type Translators 2010年 6月 29日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
TI.com 無法提供
開發板

TXS-EVM — 適用於單通道、雙通道、四通道和八通道裝置的轉換器系列評估模組

TXS-EVM 旨在支援單通道、雙通道、四通道和八通道 TXS 裝置。TXS 產品屬於自動雙向電壓位準轉換系列,運作電壓介於 1.2V 與 5.5 V,旨在支援不同產業中的各種通用電壓位準轉換應用。

使用指南: PDF | HTML
TI.com 無法提供
模擬型號

HSPICE Model for TXS0101

SCEJ264.ZIP (96 KB) - HSpice Model
模擬型號

TXS0101 IBIS Model

SCEM527.ZIP (24 KB) - IBIS Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
DSBGA (YZP) 6 Ultra Librarian
SOT-23 (DBV) 6 Ultra Librarian
SOT-5X3 (DRL) 6 Ultra Librarian
SOT-SC70 (DCK) 6 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片