現在提供此產品的更新版本

open-in-new 比較替代產品
功能與所比較的裝置相似
最新 ADC3910D025 現行 具有單一時脈週期延遲、高達 16 倍降取和數位比較器的 10 位元雙通道 25MSPS ADC Lower power and smaller package size

產品詳細資料

Sample rate (max) (Msps) 20 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 140 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1 Power consumption (typ) (mW) 150 Architecture Two-Step SNR (dB) 59 ENOB (Bits) 9.5 SFDR (dB) 76 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 20 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 140 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1 Power consumption (typ) (mW) 150 Architecture Two-Step SNR (dB) 59 ENOB (Bits) 9.5 SFDR (dB) 76 Operating temperature range (°C) -40 to 85 Input buffer No
TQFP (PFB) 48 81 mm² 9 x 9
  • Internal Sample-and-Hold
  • Internal Reference Capability
  • Dual Gain Settings
  • Offset Correction
  • Selectable Offset Binary or 2's Complement Output
  • Multiplexed or Parallel Output Bus
  • Single +2.7V to 3.6V Operation
  • Power Down and Standby Modes

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 20 MSPS
  • ENOB 9.5 Bits (typ)
  • DNL 0.35 LSB (typ)
  • Conversion Latency Parallel Outputs 2.5 Clock Cycles
  • Multiplexed Outputs, I Data Bus 2.5 Clock Cycles
  • Multiplexed Outputs, Q Data Bus 3 Clock Cycles
  • PSRR 90 dB
  • Power Consumption—Normal Operation 150 mW (typ)
  • Power Down Mode <1 mW (typ)
  • Fast Recovery Standby Mode 27 mW (typ)

All trademarks are the property of their respective owners.

  • Internal Sample-and-Hold
  • Internal Reference Capability
  • Dual Gain Settings
  • Offset Correction
  • Selectable Offset Binary or 2's Complement Output
  • Multiplexed or Parallel Output Bus
  • Single +2.7V to 3.6V Operation
  • Power Down and Standby Modes

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 20 MSPS
  • ENOB 9.5 Bits (typ)
  • DNL 0.35 LSB (typ)
  • Conversion Latency Parallel Outputs 2.5 Clock Cycles
  • Multiplexed Outputs, I Data Bus 2.5 Clock Cycles
  • Multiplexed Outputs, Q Data Bus 3 Clock Cycles
  • PSRR 90 dB
  • Power Consumption—Normal Operation 150 mW (typ)
  • Power Down Mode <1 mW (typ)
  • Fast Recovery Standby Mode 27 mW (typ)

All trademarks are the property of their respective owners.

The ADC10D020 is a dual low power, high performance CMOS analog-to-digital converter that digitizes signals to 10 bits resolution at sampling rates up to 30 MSPS while consuming a typical 150 mW from a single 3.0V supply. No missing codes is ensured over the full operating temperature range. The unique two stage architecture achieves 9.5 Effective Bits over the entire Nyquist band at 20 MHz sample rate. An output formatting choice of offset binary or 2's complement coding and a choice of two gain settings eases the interface to many systems. Also allowing great flexibility of use is a selectable 10-bit multiplexed or 20-bit parallel output mode. An offset correction feature minimizes the offset error.

To ease interfacing to most low voltage systems, the digital output power pins of the ADC10D020 can be tied to a separate supply voltage of 1.5V to 3.6V, making the outputs compatible with other low voltage systems. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power state where it typically consumes less than 1 mW and from which recovery is less than 1 ms. Bringing the STBY (Standby) pin high places the converter into a standby mode where power consumption is about 27 mW and from which recovery is 800 ns.

The ADC10D020's speed, resolution and single supply operation makes it well suited for a variety of applications, including high speed portable applications.

Operating over the industrial (−40° ≤ TA ≤ +85°C) temperature range, the ADC10D020 is available in a 48-pin TQFP package. An evaluation board is available to ease the design effort.

The ADC10D020 is a dual low power, high performance CMOS analog-to-digital converter that digitizes signals to 10 bits resolution at sampling rates up to 30 MSPS while consuming a typical 150 mW from a single 3.0V supply. No missing codes is ensured over the full operating temperature range. The unique two stage architecture achieves 9.5 Effective Bits over the entire Nyquist band at 20 MHz sample rate. An output formatting choice of offset binary or 2's complement coding and a choice of two gain settings eases the interface to many systems. Also allowing great flexibility of use is a selectable 10-bit multiplexed or 20-bit parallel output mode. An offset correction feature minimizes the offset error.

To ease interfacing to most low voltage systems, the digital output power pins of the ADC10D020 can be tied to a separate supply voltage of 1.5V to 3.6V, making the outputs compatible with other low voltage systems. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power state where it typically consumes less than 1 mW and from which recovery is less than 1 ms. Bringing the STBY (Standby) pin high places the converter into a standby mode where power consumption is about 27 mW and from which recovery is 800 ns.

The ADC10D020's speed, resolution and single supply operation makes it well suited for a variety of applications, including high speed portable applications.

Operating over the industrial (−40° ≤ TA ≤ +85°C) temperature range, the ADC10D020 is available in a 48-pin TQFP package. An evaluation board is available to ease the design effort.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet ADC10D020 Dual 10-Bit, 20 MSPS, 150 mW A/D Converter datasheet (Rev. D) 2013年 3月 4日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

ADC10D020 IBIS Model

SNAM009.ZIP (4 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片