產品詳細資料

Sample rate (max) (Msps) 105 Resolution (Bits) 11 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 1000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 1000 Architecture Pipeline SNR (dB) 67 ENOB (bit) 10.9 SFDR (dB) 88 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 11 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 1000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 1000 Architecture Pipeline SNR (dB) 67 ENOB (bit) 10.9 SFDR (dB) 88 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKA) 60 81 mm² 9 x 9
  • Clock Duty Cycle Stabilizer
  • Single +3.0 or +3.3V Supply Operation
  • Serial LVDS Outputs
  • Serial Control Interface
  • Overrange Outputs
  • 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution 11 Bits
  • Conversion Rate 105 MSPS
  • SNR (fIN = 240 MHz) 66 dBFS (typ)
  • SFDR (fIN = 240 MHz) 82 dBFS (typ)
  • Full Power Bandwidth 1 GHz (typ)
  • Power Consumption 1 W (typ)

All trademarks are the property of their respective owners.

  • Clock Duty Cycle Stabilizer
  • Single +3.0 or +3.3V Supply Operation
  • Serial LVDS Outputs
  • Serial Control Interface
  • Overrange Outputs
  • 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution 11 Bits
  • Conversion Rate 105 MSPS
  • SNR (fIN = 240 MHz) 66 dBFS (typ)
  • SFDR (fIN = 240 MHz) 82 dBFS (typ)
  • Full Power Bandwidth 1 GHz (typ)
  • Power Consumption 1 W (typ)

All trademarks are the property of their respective owners.

The ADC11DS105is a high-performance CMOS analog-to-digital converters capable of converting two analog input signals into 11-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). The digital outputs are serialized and provided on differential LVDS signal pairs. These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. The ADC11DS105 may be operated from a single +3.0 or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC11DS105 can be operated with an external 1.2V reference. The selectable duty cycle stabilizer maintains performance over a wide range of clock duty cycles. A serial interface allows access to the internal registers for full control of the ADC11DS105's functionality. The ADC11DS105 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

The ADC11DS105is a high-performance CMOS analog-to-digital converters capable of converting two analog input signals into 11-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). The digital outputs are serialized and provided on differential LVDS signal pairs. These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. The ADC11DS105 may be operated from a single +3.0 or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC11DS105 can be operated with an external 1.2V reference. The selectable duty cycle stabilizer maintains performance over a wide range of clock duty cycles. A serial interface allows access to the internal registers for full control of the ADC11DS105's functionality. The ADC11DS105 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet ADC11DS105 Dual 11-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs datasheet (Rev. C) 2013年 4月 2日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (NKA) 60 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片