CDCL1810A

Name: CDCL1810A
Brand: TI
SKU: CDCL1810A
Price: 5.933 USD

現行

具單獨輸出啓用/停用功能的 1.8V 1 至 10 高效能差動時脈緩衝器

立即訂購

產品規格表

document-pdfAcrobat CDCL1810A 1.8V, 10 Output, High-Performance Clock Distributor datasheet (英文) PDF | HTML

CDCL1810A

現行

產品規格表

立即訂購

產品詳細資料

Function

Clock buffer, Clock divider

Additive RMS jitter (typ) (fs)

Output frequency (max) (MHz)

650

Number of outputs

Output supply voltage (V)

1.8

Core supply voltage (V)

1.8

Output skew (ps)

Features

I2C interface

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

CML

Input type

LVDS

Function

Clock buffer, Clock divider

Additive RMS jitter (typ) (fs)

Output frequency (max) (MHz)

650

Number of outputs

Output supply voltage (V)

1.8

Core supply voltage (V)

1.8

Output skew (ps)

Features

I2C interface

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

CML

Input type

LVDS

VQFN (RGZ)

49 mm² 7 x 7

othersSingle 1.8 V Supply
High-Performance Clock Distributor with 10 Outputs
Low Input-to-Output Additive Jitter: as low as 10fs RMS
Low-Voltage Differential Signaling (LVDS) Input, 100Ω
Differential On-Chip Termination, up to 650 MHz Frequency
Differential Current Mode Logic (CML) Outputs, 50Ω
Single-Ended On-Chip Termination, up to 650 MHz Frequency
Two Groups of Five Outputs Each with Independent Frequency
Division Ratios
Output Frequency Derived with Divide Ratios of 1, 2, 4, 5,
8, 10, 16, 20, 32, 40, and 80
Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
Power Consumption: 410 mW Typical
Output Enable Control for Each Output
SDA/SCL Device Management Interface
48-pin VQFN (RGZ) Package
Industrial Temperature Range: –40°C to +85°C

othersSingle 1.8 V Supply
High-Performance Clock Distributor with 10 Outputs
Low Input-to-Output Additive Jitter: as low as 10fs RMS
Low-Voltage Differential Signaling (LVDS) Input, 100Ω
Differential On-Chip Termination, up to 650 MHz Frequency
Differential Current Mode Logic (CML) Outputs, 50Ω
Single-Ended On-Chip Termination, up to 650 MHz Frequency
Two Groups of Five Outputs Each with Independent Frequency
Division Ratios
Output Frequency Derived with Divide Ratios of 1, 2, 4, 5,
8, 10, 16, 20, 32, 40, and 80
Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
Power Consumption: 410 mW Typical
Output Enable Control for Each Output
SDA/SCL Device Management Interface
48-pin VQFN (RGZ) Package
Industrial Temperature Range: –40°C to +85°C

The CDCL1810A is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency: F_OUT = F_IN/P, where P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80.

The CDCL1810A supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810A can support a single-ended clock input as outlined in Pin Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The device operates in a 1.8V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810A is available in a 48-pin QFN (RGZ) package.

The CDCL1810A supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810A can support a single-ended clock input as outlined in Pin Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The device operates in a 1.8V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810A is available in a 48-pin QFN (RGZ) package.

filter

尋找其它時鐘緩衝器

下載觀看有字幕稿的影片影片

您可能會感興趣的類似產品

open-in-new

比較替代產品

引腳對引腳且具備與所比較裝置相同的功能

CDCL1810

現行

1.8V 1 至 10 高效能差動時脈緩衝器 P2P to CDCL1810A with divider syncronisation and output group phase adjustment

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

	類型	標題		日期
*	Data sheet	CDCL1810A 1.8V, 10 Output, High-Performance Clock Distributor datasheet	PDF \| HTML	2014年 11月 5日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

CDCL1810A IBIS Software

SNAC065.ZIP (23 KB) - IBIS Model

下載

設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.

立即進行設計

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

要求