DAC3164
- Dual Channel
- Resolution
- DAC3154: 10-Bit
- DAC3164: 12-Bit
- Maximum Sample Rate: 500 MSPS
- Pin Compatible Family with DAC3174 and
DAC3151/DAC3161/DAC3171 - Input Interface:
- 12-/10-Bit Wide LVDS Inputs
- Internal FIFO
- Chip to Chip Synchronization
- Power Dissipation: 460mW
- Spectral Performance at 20 MHz IF
- SNR: 62 dBFS for DAC3154, 72 dBFS for DAC3164
- SFDR: 76 dBc for DAC3154, 77 dBc for DAC3164
- Current Sourcing DACs
- Compliance Range: –0.5V to 1V
- Package: 64 Pin QFN (9x9mm)
The DAC3154/DAC3164 are dual channel 10-/12-bit, pin-compatible family of 500 MSPS digital-to-analog converters (DAC). The DAC3154/DAC3164 use a 10-/12-bit wide LVDS digital bus with an input FIFO. FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization. The DAC outputs are current sourcing and terminate to GND with a compliance range of –0.5 to 1V. DAC3154/ DAC3164 are pin compatible with the dual-channel, 14-bit, 500 MSPS digital-to-analog converters DAC3174, and the single-channel, 14-/12-10-bit, digital-to-analog converters DAC3171/DAC3161/DAC3151.
The devices are available in a QFN-64 PowerPAD package is specified over the full industrial temperature range (–40°C to 85°C).
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | Dual 12-/10-bit 500 MSPS Digital to Analog Converters datasheet | 2013年 5月 31日 | |
| More literature | TI and Altera Ease Design Process with Compatible Evaluation Tools | 2011年 4月 25日 | ||
| More literature | TI and Xilinx Ease Design Process with Compatible Evaluation Tools | 2011年 4月 25日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGC) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。