產品詳細資料

Resolution (Bits) 12 Number of DAC channels 2 Interface type Parallel CMOS Sample/update rate (Msps) 275 Features Low Power Rating Catalog Interpolation 1x Power consumption (typ) (mW) 330 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext
Resolution (Bits) 12 Number of DAC channels 2 Interface type Parallel CMOS Sample/update rate (Msps) 275 Features Low Power Rating Catalog Interpolation 1x Power consumption (typ) (mW) 330 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext
TQFP (PFB) 48 81 mm² 9 x 9
  • 12-Bit dual transmit DAC
  • 275 MSPS Update rate
  • Single supply: 3 V to 3.6 V
  • High SFDR: 85 dBc at 5 MHz
  • High IMD3: 78 dBc at 15.1 and 16.1 MHz
  • WCDMA ACLR: 70 dB at 30.72 MHz
  • Independent or single resistor gain control
  • Dual or interleaved data
  • On-chip 1.2-V reference
  • Low power: 330 mW
  • Power-down mode: 15 mW
  • Package: 48-Pin TQFP
  • 12-Bit dual transmit DAC
  • 275 MSPS Update rate
  • Single supply: 3 V to 3.6 V
  • High SFDR: 85 dBc at 5 MHz
  • High IMD3: 78 dBc at 15.1 and 16.1 MHz
  • WCDMA ACLR: 70 dB at 30.72 MHz
  • Independent or single resistor gain control
  • Dual or interleaved data
  • On-chip 1.2-V reference
  • Low power: 330 mW
  • Power-down mode: 15 mW
  • Package: 48-Pin TQFP

The DAC5662 is a monolithic, dual-channel 12-bit high-speed digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5662 offers exceptional dynamic performance and tight-gain and offset matching, characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance differential current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5662 has two 12-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5662 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5662 has been specifically designed for a differential transformer coupled output with a 50-Ω doubly terminated load. For a 20-mA full-scale output current a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5662 is available in a 48-pin thin quad FlatPack (TQFP). Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolution. Furthermore, the DAC5662 is pin compatible to the DAC2902 and AD9765 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

The DAC5662 is a monolithic, dual-channel 12-bit high-speed digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5662 offers exceptional dynamic performance and tight-gain and offset matching, characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance differential current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5662 has two 12-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5662 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5662 has been specifically designed for a differential transformer coupled output with a 50-Ω doubly terminated load. For a 20-mA full-scale output current a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5662 is available in a 48-pin thin quad FlatPack (TQFP). Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolution. Furthermore, the DAC5662 is pin compatible to the DAC2902 and AD9765 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet DAC5662 Dual, 12-BIT 275 MSPS Digital-to-Analog Converter datasheet (Rev. D) PDF | HTML 2021年 10月 14日
Analog Design Journal Q4 2009 Issue Analog Applications Journal 2018年 9月 24日
Application note Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) 2015年 5月 8日
Application note High Speed, Digital-to-Analog Converters Basics (Rev. A) 2012年 10月 23日
Analog Design Journal Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 2009年 10月 4日
Application note Passive Terminations for Current Output DACs 2008年 11月 10日
EVM User's guide DAC5672/62/52 14- and 12-Bit Dual Channel DAC EVM (Rev. B) 2006年 3月 24日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DAC5662EVM — DAC5662 雙通道、12 位元 275-MSPS 數位轉類比轉換器 (DAC) 評估模組

This tool is designed to enable DAC5662 evaluation under various signals, reference and supply conditions.

使用指南: PDF
TI.com 無法提供
模擬型號

DAC5662 IBIS Model

SLWC059.ZIP (7 KB) - IBIS Model
模擬型號

IBIS model for DAC5662

SLAC173.ZIP (3 KB) - IBIS Model
計算工具

MATCHGAIN-CALC — 寬頻補償電流輸出 DAC 至 SE 介面:改善增益和合規電壓擺幅的匹配

NOTE: Calculator software is available when downloading the application note.
  • Click on "abstract" to view abstract of document.
  • Open the ZIP file to extract the calculator tool.
  • Open the PDF file to view the application note.

High-speed digital-to-analog converters (DACs) most often use a (...)

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片