DAC5672
- 14-Bit Dual Transmit Digital-to-Analog Converter (DAC)
- 275 MSPS Update Rate
- Single-Supply: 3 V to 3.6 V
- High Spurious-Free Dynamic Range (SFDR): 84 dBc at 5 MHz
- High Third-Order Two-Tone Intermodulation (IMD3): 79 dBc at 15.1 MHz and 16.1 MHz
- WCDMA Adjacent Channel Leakage Ratio (ACLR): 78 dB at Baseband
- WCDMA ACLR: 73 dB at 30.72 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 330 mW
- Power-Down Mode: 9 mW
- Package: 48-Pin Thin-Quad Flat Pack (TQFP)
The DAC5672 device is a monolithic, dual-channel, 14-bit, high-speed DAC with on-chip voltage reference.
Operating with update rates of up to 275 MSPS, the DAC5672 offers exceptional dynamic performance, tight-gain, and offset matching characteristics that make the device well-suited in I/Q baseband or direct IF communication applications.
Each DAC has a high-impedance, differential-current output suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.
The DAC5672 has two, 14-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5672 supports multiplexed data for each DAC on one port when operating in interleaved mode.
The DAC5672 is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. For a 20-mA full-scale output current, a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.
The DAC5672 is available in a 48-pin TQFP package. Pin compatibility between family members provides 12-bit (DAC5662) and 14-bit (DAC5672) resolutions. Furthermore, the DAC5672 is pin compatible to the DAC2904 and AD9767 dual DACs. The device is characterized for operation over the industrial temperature range from –40°C to 85°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | Dual 14 Bit 275 MSPS DAC datasheet (Rev. D) | 2017年 8月 4日 | |
User guide | TSW6011EVM Quick Start Guide (Rev. D) | 2016年 8月 17日 | ||
Application note | Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) | 2015年 5月 8日 | ||
Design guide | Direct Down-Conversion System With I/Q Correction (TIDA-00078 CerTIfied Design) | 2013年 7月 23日 | ||
Application note | High Speed, Digital-to-Analog Converters Basics (Rev. A) | 2012年 10月 23日 | ||
Application note | Passive Terminations for Current Output DACs | 2008年 11月 10日 | ||
Application note | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008年 6月 8日 | ||
Application note | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008年 6月 2日 | ||
EVM User's guide | DAC5672/62/52 14- and 12-Bit Dual Channel DAC EVM (Rev. B) | 2006年 3月 24日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
MATCHGAIN-CALC — 寬頻補償電流輸出 DAC 至 SE 介面:改善增益和合規電壓擺幅的匹配
- Click on "abstract" to view abstract of document.
- Open the ZIP file to extract the calculator tool.
- Open the PDF file to view the application note.
High-speed digital-to-analog converters (DACs) most often use a (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TIDA-00078 — 具有 I/Q 校正的直接降壓轉換系統
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
TQFP (PFB) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。