SN74AUP1G07
- Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch
- Low Static-Power Consumption
(ICC = 0.9 µA Maximum) - Low Dynamic-Power Consumption
(Cpd = 1 pF Typical at 3.3 V) - Low Input Capacitance (Ci = 1.5 pF Typical)
- Low Noise – Overshoot and Undershoot
<10% of VCC - Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input
(Vhys = 250 mV Typ at 3.3 V) - Wide Operating VCC Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- tpd = 3.3 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II - ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
The SN74AUP1G07 device is a single buffer gate with open drain output that operates from 0.8 V to 3.6 V.
您可能會感興趣的類似產品
引腳對引腳且具備與所比較裝置相同的功能
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 7 | 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | SN74AUP1G07 Low-Power Single Buffer/Driver With Open-Drain Outputs datasheet (Rev. J) | PDF | HTML | 2013年 12月 13日 |
| Application brief | Understanding Schmitt Triggers (Rev. A) | PDF | HTML | 2019年 5月 22日 | |
| Selection guide | Little Logic Guide 2018 (Rev. G) | 2018年 7月 6日 | ||
| Application note | Designing and Manufacturing with TI's X2SON Packages | 2017年 8月 23日 | ||
| Selection guide | Logic Guide (Rev. AB) | 2017年 6月 12日 | ||
| Application note | How to Select Little Logic (Rev. A) | 2016年 7月 26日 | ||
| Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 2004年 7月 8日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
參考設計
TIDA-00570 — 適用於工業 3D 列印和數位印刷的高速 DLP 子系統參考設計
The High Speed DLP® Sub-system Reference Design provides system-level DLP development board designs for industrial Digital Lithography and 3D Printing applications that require high resolution, superior speed and production reliability. The system design offers maximum throughput by integrating (...)
參考設計
TIDA-080002 — 超便攜、低功耗 DLP® Pico™ qHD 顯示器參考設計
The 0.23 qHD DLP chipset is an affordable platform enabling the use of DLP technology with embedded host processor. This chipset is incorporated in to this reference design to enable a low power, on-demand free-form sub-system display for a variety of applications.
參考設計
TIDA-01226 — 採用 DLP Pico 技術的精巧型 Full HD 1080p (高達 16 安培) 投影顯示參考設計
This reference design, featuring the DLP Pico™ 0.47-inch TRP Full-HD 1080p display chipset and implemented in the DLP LightCrafter Display 4710 G2 evaluation module (EVM), enables use of full HD resolution for projection display applications such as accessory projectors, screenless displays, (...)
參考設計
TIDA-01571 — 採用 DLP® 技術且具有增強亮度的可攜式低功耗 HD 顯示器參考設計
This display reference design features the DLP Pico™ 0.3-inch TRP HD 720p display chipset and is implemented in the DLP LightCrafter™ Display 3010-G2 evaluation module (EVM). It enables the use of HD resolution for projection display applications such as mobile smart TV, virtual (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| DSBGA (YFP) | 4 | Ultra Librarian |
| DSBGA (YZP) | 5 | Ultra Librarian |
| SOT-23 (DBV) | 5 | Ultra Librarian |
| SOT-5X3 (DRL) | 5 | Ultra Librarian |
| SOT-SC70 (DCK) | 5 | Ultra Librarian |
| USON (DRY) | 6 | Ultra Librarian |
| X2SON (DPW) | 5 | Ultra Librarian |
| X2SON (DSF) | 6 | Ultra Librarian |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點