首頁 邏輯和電壓轉換 電壓轉換器及電平移位器 方向控制電壓轉換器
首頁
邏輯和電壓轉換
電壓轉換器及電平移位器
方向控制電壓轉換器

SN74AVC8T245

現行

具有可配置電壓電平移位變化與 3 態輸出的 8 位元雙電源供應匯流排收發器

立即訂購
產品規格表

現在提供此產品的更新版本

open-in-new 比較替代產品
具備升級功能，可直接投入使用替代所比較的產品
SN74AXC8T245 現行 8 位元雙電源匯流排收發器 Pin-to-pin upgrade with a wider voltage range and improved performance
最新 TXV0108-Q1 現行 車用雙電源方向控制八通道電壓轉換器 Improved timing specs such as rise/fall time, skew, and propagation delay.
功能相似於所比較的產品
最新 TXV0106-Q1 現行 Automotive dual-supply fixed-direction six-channel voltage translator 6 channel device with improved timing specs such as rise/fall time, skew, and propagation delay.

SN74AVC8T245

現行
產品規格表 立即訂購

產品詳細資料

Technology family AVC Applications RGMII Bits (#) 8 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 320 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 25 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
Technology family AVC Applications RGMII Bits (#) 8 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 320 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 25 Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type 3-State, Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 24 49.92 mm² 7.8 x 6.4 TVSOP (DGV) 24 32 mm² 5 x 6.4 VQFN (RHL) 24 19.25 mm² 5.5 x 3.5
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22:
    • 8000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Control inputs V IH/V IL levels are referenced to V CCA voltage
  • V CC isolation feature – if either V CC input is at GND, all I/O ports are in the high-impedance state
  • I off supports partial power-down mode operation
  • Fully configurable dual-rail design allows each port to operate over the full 1.4-V to 3.6-V power-supply range
  • I/Os are 4.6-V tolerant
  • Maximum data rates:
    • 170Mbps (V CCA  < 1.8 V or V CCB  < 1.8 V)
    • 320Mbps (V CCA  ≥ 1.8 V and V CCB ≥ 1.8 V)
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22:
    • 8000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Control inputs V IH/V IL levels are referenced to V CCA voltage
  • V CC isolation feature – if either V CC input is at GND, all I/O ports are in the high-impedance state
  • I off supports partial power-down mode operation
  • Fully configurable dual-rail design allows each port to operate over the full 1.4-V to 3.6-V power-supply range
  • I/Os are 4.6-V tolerant
  • Maximum data rates:
    • 170Mbps (V CCA  < 1.8 V or V CCB  < 1.8 V)
    • 320Mbps (V CCA  ≥ 1.8 V and V CCB ≥ 1.8 V)

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC8T245 is optimized to operate with V CCA/V CCB set at 1.4 V to 3.6 V. The device is operational with V CCA and V CCB as low as 1.2 V. The A port is designed to track V CCA. V CCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V CCB. V CCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC8T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVC8T245 is designed so that the control pins (DIR and OE) are supplied by V CCA.

The SN74AVC8T245 is compatible with a single-supply system and can be replaced later with a ’245 function, with minimal printed circuit board redesign.

This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, thus preventing damaging current backflow through the device when it is powered down.

The V CC isolation feature allows both ports to be in the high-impedance state when either V CC input is at GND.

To put the device into the high-impedance state during power up or power down, tie OE to V CC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC8T245 is optimized to operate with V CCA/V CCB set at 1.4 V to 3.6 V. The device is operational with V CCA and V CCB as low as 1.2 V. The A port is designed to track V CCA. V CCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V CCB. V CCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC8T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVC8T245 is designed so that the control pins (DIR and OE) are supplied by V CCA.

The SN74AVC8T245 is compatible with a single-supply system and can be replaced later with a ’245 function, with minimal printed circuit board redesign.

This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, thus preventing damaging current backflow through the device when it is powered down.

The V CC isolation feature allows both ports to be in the high-impedance state when either V CC input is at GND.

To put the device into the high-impedance state during power up or power down, tie OE to V CC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.
filter 尋找其它 方向控制電壓轉換器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 20
類型 標題 日期
* Data sheet SN74AVC8T2458-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs datasheet (Rev. K) PDF | HTML 2023年 11月 8日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 5月 14日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日
EVM User's guide TXV010xEVM Evaluation Module User's Guide PDF | HTML 2024年 2月 5日
Application note Overcoming Design Challenges - Implementing High Performance Interfaces PDF | HTML 2023年 12月 12日
Application brief Translate Voltages for RGMII (Rev. A) PDF | HTML 2021年 8月 6日
EVM User's guide Generic AVC and LVC Direction Controlled Translation EVM (Rev. B) 2021年 7月 30日
Selection guide Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 2015年 4月 30日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日
More literature LCD Module Interface Application Clip 2003年 5月 9日
User guide AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) 2002年 8月 20日
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002年 5月 22日
Application note Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) 1999年 7月 7日
Application note AVC Logic Family Technology and Applications (Rev. A) 1998年 8月 26日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
TI.com 無法提供
開發板

14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組

14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM)，設計用途可支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。

使用指南: PDF | HTML
TI.com 無法提供
開發板

AVCLVCDIRCNTRL-EVM — 適用於方向控制雙向轉換裝置、支援 AVC 和 LVC 的通用 EVM

The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)

使用指南: PDF
TI.com 無法提供
開發板

TXV0106-EVM — TXV0106 評估模組

TXV0106 評估模組 (EVM) 是一個易於使用的平台，用於評估 TXV0106 產品的功能與性能。此 EVM 具有選用電路和跨接器，可針對不同應用來配置產品。此產品提供固定與方向控制低偏斜、低抖動電壓轉換的選項。輸出可透過專屬的輸出啟用 (OE) 控制功能來啟用及停用。
使用指南: PDF | HTML
TI.com 無法提供
開發板

TXV0108-EVM — TXV0108 評估模組

TXV0108 評估模組 (EVM) 是一個易於使用的平台，用於評估 TXV0108 產品的功能與性能。此 EVM 具有選用電路和跨接器，可針對不同應用來配置產品。此產品提供固定與方向控制低偏斜、低抖動電壓轉換的選項。輸出可透過專屬的輸出啟用 (OE) 控制功能來啟用及停用。
使用指南: PDF | HTML
TI.com 無法提供
開發套件

EVMK2GX — 66AK2Gx 1GHz 評估模組

The EVMK2GX (also known as "K2G") 1GHz evaluation module (EVM) enables developers to immediately start evaluating the 66AK2Gx processor family, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive (...)

使用指南: PDF
TI.com 無法提供
模擬型號

SN74AVC8T245 IBIS Model (Rev. A)

SCEM415A.ZIP (65 KB) - IBIS Model
下載
參考設計

TIDA-00172 — 採用 EnDat 2.2 的位置編碼器介面參考設計

This reference design implements a hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The building blocks include the power supply for the encoder with innovative smart eFuse technology and robust half-duplex RS-485 transceivers including line termination (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00175 — 5V BiSS 位置編碼器介面參考設計

This reference design implements a hardware interface based on the BiSS standard for position or rotary encoders. It supports both BiSS point-to-point and BiSS bus configurations. The building blocks include the power supply for a 5-V BiSS encoder with innovative smart eFuse technology and robust (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00909 — 適用於高速驅動應用的 48V/10A 高頻 PWM 三相 GaN 逆變器參考設計

Low voltage, high-speed drives and/or low inductance brushless motors require higher inverter switching frequencies in the range of 40 kHz to 100 kHz to minimize losses and torque ripple in the motor. The TIDA-00909 reference design achieves that by using a 3-phase inverter with three 80V/10A (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00913 — 具有基於分流直列式馬達相電流感測功能的 48V 三相逆變器參考設計

The TIDA-00913 reference design realizes a 48V/10A 3-phase GaN inverter with precision in-line shunt-based phase current sensing for accurate control of precision drives such as servo drives. One of the largest challenges with in-line shunt-based phase current sensing is the high common-mode (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDC-CC3200-VIDEO — 透過 Wi-Fi 進行視訊/音訊串流的 SimpleLink™ CC32xx-OV788 參考設計

The design enables OV788 ultra-low power video compression chip users to bring live streaming capabilities of audio and video data over Wi-Fi® very easily. It showcases a single chip implementation of RTP video streaming + Wi-Fi connection on the SimpleLink™ CC3200 Wi-Fi wireless (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0046 — 基於 AM57x 使用 OpenCL 進行 DSP 加速的 Monte-Carlo 模擬參考設計

TI’s high performance ARM® Cortex®-A15 based AM57x processors also integrate C66x DSPs. These DSPs were designed to handle high signal and data processing tasks that are often required by industrial, automotive and financial applications. The AM57x OpenCL implementation makes it easy (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0047 — 採用 TI AM57x 處理器參考設計的電源和熱能設計考量

This is a reference design based on the AM57x processor and companion TPS659037 power management integrated circuit (PMIC).  This design specifically highlights important power and thermal design considerations and techniques for systems designed with AM57x and TPS659037.  It includes (...)
Design guide: PDF
電路圖: PDF
參考設計

DLP4500-C350REF — 採用 DLP 技術的高解析度、可攜式光源操控參考設計

This reference design, featuring the DLP® 0.45” WXGA chipset and implemented in the DLP® LightCrafter™ 4500 evaluation module (EVM), enables flexible control of high resolution, accurate patterns for industrial, medical, and scientific applications. With a free USB-based GUI and (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00254 — 使用 DLP® 技術且適用於 3D 機器視覺應用的精確點雲產生

The 3D Machine Vision reference design employs Texas Instruments DLP® Advanced Light Control Software Development Kit (SDK) for LightCrafter™ series controllers, which allows developers to easily construct 3D point clouds by integrating TI’s digital micromirror device (DMD) (...)
Test report: PDF
電路圖: PDF
參考設計

TIDEP0014 — 基於 TMDXEVM437X 的雙攝影機參考設計

Developers looking for camera support on the Sitara AM437x processors can use this reference design to jump start their development. The AM437x camera interface is a parallel port that can be configured as a single or dual camera interface. The dual camera configuration enables the use of two (...)
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 24 Ultra Librarian
TVSOP (DGV) 24 Ultra Librarian
VQFN (RHL) 24 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片