SN74F377A
- Contains Eight D-Type Flip-Flops With Single-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:
- Buffer/Storage Registers
- Shift Registers
- Pattern Generators
- Buffered Common Enable Input
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs
The SN74F377A is a monolithic, positive-edge-triggered, octal,
D-type flip-flop with clock enable inputs. The SN74F377A features a
latched clock enable (
)
input.
Information at the data (D) inputs meeting the setup time
requirements is transferred to the Q outputs on the positive-going
edge of the clock pulse if is
low. Clock triggering occurs at a particular voltage level and is not
directly related to the positive-going pulse. When the clock input is
at either the high or low level, the D input signal has no effect at
the output. The circuits are designed to prevent false clocking by
transitions at the
input.
The SN74F377A is characterized for operation from 0°C to 70°C.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1 訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
