SN74LV165A-Q1
- AEC-Q100 qualified for automotive applications:
- Device temperature grade 1:
- 40°C to + 125°C, TA
- Device HBM ESD Classifiaction Level 2
- Device CDM ESD Classifcation Level C6
- Device temperature grade 1:
- Available in wettable flank QFN (WBQB) package
- 2 V to 5.5 V VCC operation
- Maximum tpd of 10.5 ns at 5 V
- Supports mixed-mode voltage operation on all ports
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD 17
The SN74LV165A-Q1 device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V VCC operation.
When the device is clocked, data is shifted toward the serial output QH. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ LD) input. The SN74LV165A-Q1 devices features a clock-inhibit function and a complemented serial output, Q H.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | SN74LV165A-Q1 Automotive Parallel-Load 8-Bit Shift Registers datasheet (Rev. A) | PDF | HTML | 2022年 12月 8日 |
Application note | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022年 12月 15日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組
14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM),設計用途可支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
WQFN (BQB) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點