產品詳細資料

Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9
  • C54xx software driver available
  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSPs FIR (FIR bypassed at 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSPs FIR (FIR bypassed at 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320Cxx, SPI, or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Analog (3-V to 5.5-V) supply operation
  • Digital (3-V to 5.5-V) supply operation
  • Power dissipation (PD) of 39 mWrms typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.5 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600-ohm output driver

  • C54xx software driver available
  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSPs FIR (FIR bypassed at 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSPs FIR (FIR bypassed at 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320Cxx, SPI, or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Analog (3-V to 5.5-V) supply operation
  • Digital (3-V to 5.5-V) supply operation
  • Power dissipation (PD) of 39 mWrms typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.5 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600-ohm output driver

The TLV320AIC10 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provide on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC10 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like phone off-hook ring detection.

In the lower-power mode, the TLV320AIC10 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320Cxx. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes, as outlined in Appendix A.

The TLV320AIC10 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and the telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The TLV320AIC10 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

The TLV320AIC10 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provide on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC10 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like phone off-hook ring detection.

In the lower-power mode, the TLV320AIC10 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320Cxx. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes, as outlined in Appendix A.

The TLV320AIC10 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and the telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The TLV320AIC10 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
TLV320AIC12K 現行 具 8-ohm 揚聲器放大器的低功耗單聲道音訊頻帶轉碼器 Lower Power with Speaker Amplifier and Higher Sampling Rate
TLV320AIC14K 現行 低功耗單聲道音頻轉碼器 Lower Power and Higher Sampling Rate
TLV320AIC3104 現行 具 6 個輸入、6 個輸出、HP 放大器和強化數位效果的低功耗立體聲道轉碼器 Stereo Codec with 102/92dB SNR DAC/ADC up to 32bit resolution, Single-ended and Differential I/O options
TLV320AIC3105 現行 具 6 個輸入、6 個輸出、HP 放大器和強化數位效果的低功耗立體聲道轉碼器 Stereo Codec with 102/92dB SNR DAC/ADC up to 32bit resolution, SE Inputs and SE/Differential Outputs

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet General-Purpose 3 V to 5.5 V 16-Bit 22-KSPS DSP Codec datasheet (Rev. F) 2002年 3月 5日
Application note Out-of-Band Noise Measurement Issues for Audio Devices (Rev. A) 2019年 12月 31日
Application note Audio Serial Interface Configurations for Audio Codecs (Rev. A) 2019年 6月 27日
Application note Using the MSP430 Launchpad as a Standalone I2C Host for Audio Products (Rev. A) 2013年 10月 28日
Application note Audio Serial Interface Configurations for Audio Codecs 2010年 9月 22日
Application note Solving Enumeration Errors in USB Audio DAC and CODEC Designs 2009年 10月 30日
Application note Configuring I2S to Generate BCLK from Codec Devices & WCLK from McBSP Port 2009年 7月 8日
Application note How to Set the TSC/AIC EVM to Record & Playback Audio or Other Sound Through PC 2004年 12月 14日
Application note Common Sample Rate Selection For TLV320AIC12/13/14/15/20/21/24/25 Codecs 2003年 4月 30日
Application note TLV320AIC12/13/14/15 CODEC Operating Under Stand-Alone Slave Mode 2002年 5月 16日
EVM User's guide TLV320AIC10 EVM User's Guide (Rev. D) 2001年 1月 12日
Application note Interfacing the TLV320AIC10/11 Codec to the TMS320C5402 DSP 2000年 12月 18日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片