TIDA-01023
High Channel Count JESD204B Clock Generation Reference Design for RADAR and 5G Wireless Testers
TIDA-01023
Overview
High-speed multi-channel applications require low noise and scalable clocking solutions capable of precise channel-to-channel skew adjustment to achieve optimal system SNR, SFDR, and ENOB. This reference design supports high channel count JESD204B synchronized clocks using one master and multiple slave clocking devices. This design provides multichannel JESD204B clocks using TI’s LMK04828 clock jitter cleaner and LMX2594 wideband PLL with integrated VCOs to achieve clock-to-clock skew of <10 ps. This design is tested with TI’s ADC12DJ3200 EVMs at 3 GSPS, and a channel-to-channel skew of < 50 ps is achieved with improved SNR performance. All key design theories are described to guide users through the part selection process and design optimization. Finally, schematics, board layouts, hardware testing, and test results are included.
Features
- High frequency (GSPS) sample clock generation
- High channel count and scalable JESD204B compliant clock solution
- Low phase noise clocking for RF sampling ADC/DAC
- Configurable phase synchronization to achieve low skew in multi-channel system
- Supports TI’s high-speed converter and capture cards (ADC12DJ3200EVM, TSW14J56 / TSW14J57)
Communications equipment
A fully assembled board has been developed for testing and performance validation only, and is not available for sale.
Design files & products
Design files
Download ready-to-use system files to speed your design process.
Reference design overview and verified performance test data
Detailed schematic diagram for design layout and components
Detailed schematic diagram for design layout and components
Complete listing of design components, reference designators, and manufacturers/part numbers
Complete listing of design components, reference designators, and manufacturers/part numbers
Detailed overview of design layout for component placement
Detailed overview of design layout for component placement
Files used for 3D models or 2D drawings of IC components
Files used for 3D models or 2D drawings of IC components
Design file that contains information on physical board layer of design PCB
Design file that contains information on physical board layer of design PCB
PCB layer plot file used for generating PCB design layout
PCB layer plot file used for generating PCB design layout
Products
Includes TI products in the design and potential alternatives.
SN74CBTLV3257 — 3.3-V, 2:1 (SPDT), 4-channel analog switch with partial-power-down mode
Data sheet: PDF | HTMLSN74LVC2G53 — 5-V, 2:1 (SPDT), 1-channel general-purpose analog switch (available in the NanoFree™ package)
Data sheet: PDF | HTMLADC12DJ3200 — 12-bit, dual 3.2-GSPS or single 6.4-GSPS, RF-sampling analog-to-digital converter (ADC)
Data sheet: PDF | HTMLDS90LV028AQ-Q1 — Automotive LVDS dual differential line receiver
Data sheet: PDF | HTMLCSD15571Q2 — 20-V, N channel NexFET™ power MOSFET, single SON 2 mm x 2 mm, 19.2 mOhm
Data sheet: PDFStart development
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Design guide | High-Channel-Count JESD204B Clock Generation Ref Design for RADAR and 5G Testers | Oct. 26, 2017 | |
Technical article | Step-by-step considerations for designing wide-bandwidth multichannel systems | PDF | HTML | Jun. 04, 2019 |
Related design resources
Hardware development
EVALUATION BOARD
Reference designs
REFERENCE DESIGN
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.