Produktdetails

Configuration 1:1 SPST Number of channels 2 Power supply voltage - single (V) 5, 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 2.1 CON (typ) (pF) 12 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 7 Bandwidth (MHz) 75 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Integrated pulldown resistor on logic pin Input/output continuous current (max) (mA) 370 Rating Catalog Drain supply voltage (max) (V) 22 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
Configuration 1:1 SPST Number of channels 2 Power supply voltage - single (V) 5, 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 2.1 CON (typ) (pF) 12 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 7 Bandwidth (MHz) 75 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Integrated pulldown resistor on logic pin Input/output continuous current (max) (mA) 370 Rating Catalog Drain supply voltage (max) (V) 22 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
VSSOP (DGS) 10 14.7 mm² 3 x 4.9
  • Latch-up immune
  • Dual supply range: ±4.5 V to ±22 V
  • Single supply range: 4.5 V to 44 V
  • Low on-resistance: 2.1 Ω
  • –40°C to +125°C operating temperature
  • 1.8 V logic compatible
  • Integrated pull-down resistor on logic pins
  • Fail-safe logic
  • Rail-to-rail operation
  • Bidirectional operation
  • Latch-up immune
  • Dual supply range: ±4.5 V to ±22 V
  • Single supply range: 4.5 V to 44 V
  • Low on-resistance: 2.1 Ω
  • –40°C to +125°C operating temperature
  • 1.8 V logic compatible
  • Integrated pull-down resistor on logic pins
  • Fail-safe logic
  • Rail-to-rail operation
  • Bidirectional operation

The TMUX722x are complementary metal-oxide semiconductor (CMOS) switches with latch-up immunity in a dual channel, 1:1 (SPST) configuration. These devices work with a single supply (4.5 V to 44 V), dual supplies (±4.5 V to ±22 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5 V). The TMUX722x supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from VSS to VDD.

The TMUX722x can be enabled or disabled by controlling the SEL pins, turning on signal path 1 (S1 to D1) or signal path 2 (S2 to D2). All logic control inputs support logic levels from 1.8 V to VDD, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-safe logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. For more information, see .

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

The TMUX722x are complementary metal-oxide semiconductor (CMOS) switches with latch-up immunity in a dual channel, 1:1 (SPST) configuration. These devices work with a single supply (4.5 V to 44 V), dual supplies (±4.5 V to ±22 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5 V). The TMUX722x supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from VSS to VDD.

The TMUX722x can be enabled or disabled by controlling the SEL pins, turning on signal path 1 (S1 to D1) or signal path 2 (S2 to D2). All logic control inputs support logic levels from 1.8 V to VDD, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-safe logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. For more information, see .

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Typ Titel Datum
* Data sheet TMUX722x 44 V , Low-RON, 1:1 (SPST), 2-Channel Precision Switches with Latch-Up Immunity and 1.8-V Logic datasheet (Rev. B) PDF | HTML 06 Mai 2024
EVM User's guide TMUX10DGS Evaluation Module User's Guide PDF | HTML 09 Apr 2024

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

TMUX-10DGS-EVM — TMUX 10-DGS Evaluierungsmodul

Das TMUX-10DGS-EVM wird verwendet, um die Leistung des 10-poligen DGS-Gehäuses zu evaluieren. Das Evaluierungsmodul (EVM) wird mit einem Pad geliefert, um das Löten von 10-poligen DGS-Bausteinen zu ermöglichen. Zusätzlich gibt es Testpunkte an der Platine, die es ermöglichen, verschiedene Signale (...)

Benutzerhandbuch: PDF | HTML
Schnittstellenadapter

LEADED-ADAPTER1 — Oberflächenmontierbarer DIP-Header-Adapter zur schnellen Prüfung der 5-, 8-, 10-, 16- und 24-poligen

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

Benutzerhandbuch: PDF
Simulationsmodell

TMUX7221 PSPICE Model

SCDM332.ZIP (11 KB) - PSpice Model
Simulationsmodell

TMUX7221 IBIS Model

SCDM323.ZIP (51 KB) - IBIS Model
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VSSOP (DGS) 10 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos