제품 상세 정보

Technology family V Rating Military Operating temperature range (°C) 0 to 70
Technology family V Rating Military Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² 12 x 12
  • 512 × 18-Bit Organization Array (SN74V215)
  • 1024 × 18-Bit Organization Array (SN74V225)
  • 2048 × 18-Bit Organization Array (SN74V235)
  • 4096 × 18-Bit Organization Array (SN74V245)
  • 7.5-ns Read/Write Cycle Time
  • 3.3-V VCC, 5-V Input Tolerant
  • First-Word or Standard Fall-Through Timing
  • Single or Double Register-Buffered Empty and Full Flags
  • Easily Expandable in Depth and Width
  • Asynchronous or Coincident Read and Write Clocks
  • Asynchronous or Synchronous Programmable Almost-Empty and Almost-Full Flags With Default Settings
  • Half-Full Flag Capability
  • Output Enable Puts Output Data Bus in High-Impedance State
  • High-Performance Submicron CMOS Technology
  • Packaged in 64-Pin Thin Quad Flat Package
  • DSP and Microprocessor Interface Control Logic
  • Provide a DSP Glueless Interface to Texas Instruments TMS320™ DSPs

DSP-SYNC and TMS320 are trademarks of Texas Instruments.

  • 512 × 18-Bit Organization Array (SN74V215)
  • 1024 × 18-Bit Organization Array (SN74V225)
  • 2048 × 18-Bit Organization Array (SN74V235)
  • 4096 × 18-Bit Organization Array (SN74V245)
  • 7.5-ns Read/Write Cycle Time
  • 3.3-V VCC, 5-V Input Tolerant
  • First-Word or Standard Fall-Through Timing
  • Single or Double Register-Buffered Empty and Full Flags
  • Easily Expandable in Depth and Width
  • Asynchronous or Coincident Read and Write Clocks
  • Asynchronous or Synchronous Programmable Almost-Empty and Almost-Full Flags With Default Settings
  • Half-Full Flag Capability
  • Output Enable Puts Output Data Bus in High-Impedance State
  • High-Performance Submicron CMOS Technology
  • Packaged in 64-Pin Thin Quad Flat Package
  • DSP and Microprocessor Interface Control Logic
  • Provide a DSP Glueless Interface to Texas Instruments TMS320™ DSPs

DSP-SYNC and TMS320 are trademarks of Texas Instruments.

The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast as 5 ns. These DSP-Sync™ FIFO memories feature read and write controls for use in applications such as DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications.

These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE)\ input controls the 3-state output.

The synchronous FIFOs have two fixed flags, empty flag/output ready (EF\/OR\) and full flag/input ready (FF\/IR\), and two programmable flags, almost-empty (PAE)\ and almost-full (PAF)\. The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD)\. A half-full flag (HF)\ is available when the FIFO is used in a single-device configuration.

Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN)\ does not have to be asserted for accessing the first word.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN\ and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI\ and XO\ pins are used to expand the FIFOs. In depth-expansion configuration, first load (FL)\ is grounded on the first device and set to high for all other devices in the daisy chain.

The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0°C to 70°C.

The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast as 5 ns. These DSP-Sync™ FIFO memories feature read and write controls for use in applications such as DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications.

These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE)\ input controls the 3-state output.

The synchronous FIFOs have two fixed flags, empty flag/output ready (EF\/OR\) and full flag/input ready (FF\/IR\), and two programmable flags, almost-empty (PAE)\ and almost-full (PAF)\. The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD)\. A half-full flag (HF)\ is available when the FIFO is used in a single-device configuration.

Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN)\ does not have to be asserted for accessing the first word.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN\ and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI\ and XO\ pins are used to expand the FIFOs. In depth-expansion configuration, first load (FL)\ is grounded on the first device and set to high for all other devices in the daisy chain.

The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0°C to 70°C.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
5개 모두 보기
유형 직함 날짜
* Data sheet SN74V215, SN74V225, SN74V235, SN74V245 datasheet (Rev. E) 2002/09/13
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08
Application note Using TI FIFOs to Interface High-Speed Data Converters With TI TMS320 DSPs 2001/06/08
Application note Designing With TI SN74V2x5 FIFO Programmable Flags 2001/05/14
Application note Power-Dissipation Calculations for TI FIFO Products (Rev. A) 1996/03/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

SN74V245 IBIS Model

SDFM013.ZIP (4 KB) - IBIS Model
패키지 CAD 기호, 풋프린트 및 3D 모델
TQFP (PAG) 64 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상