產品詳細資料

Sample rate (max) (Msps) 200 Resolution (bps) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 500 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 1.6 Power consumption (typ) (mW) 543 Architecture Pipeline SNR (dB) 47 ENOB (bit) 7.4 SFDR (dB) 56 Operating temperature range (°C) -40 to 105 Input buffer No
Sample rate (max) (Msps) 200 Resolution (bps) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 500 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 1.6 Power consumption (typ) (mW) 543 Architecture Pipeline SNR (dB) 47 ENOB (bit) 7.4 SFDR (dB) 56 Operating temperature range (°C) -40 to 105 Input buffer No
TQFP (PFB) 48 81 mm² 9 x 9
  • Single-Ended Input
  • Selectable Capture Buffer Size
  • PLL for Clock Multiplication
  • Reference Ladder Top and Bottom Accessible
  • Linear Power Scaling with Sample Rate
  • FPGA Training Pattern
  • AEC-Q100 Grade 2 Qualified
  • Power-Down Feature

Key Specifications

    (PLL Bypassed)

  • Resolution 8 Bits
  • Maximum Sampling Frequency 200 MSPS (min)
  • DNL ±0.4 LSB (typ)
  • ENOB (fIN= 49 MHz) 7.2 bits (typ)
  • THD (fIN= 49 MHz) −53 dBc (typ)
  • Power Consumption
    • Operating (50 MHz) Input 2 mW / Msps (typ)
    • Power Down 2.15 mW (typ)

All trademarks are the property of their respective owners.

  • Single-Ended Input
  • Selectable Capture Buffer Size
  • PLL for Clock Multiplication
  • Reference Ladder Top and Bottom Accessible
  • Linear Power Scaling with Sample Rate
  • FPGA Training Pattern
  • AEC-Q100 Grade 2 Qualified
  • Power-Down Feature

Key Specifications

    (PLL Bypassed)

  • Resolution 8 Bits
  • Maximum Sampling Frequency 200 MSPS (min)
  • DNL ±0.4 LSB (typ)
  • ENOB (fIN= 49 MHz) 7.2 bits (typ)
  • THD (fIN= 49 MHz) −53 dBc (typ)
  • Power Consumption
    • Operating (50 MHz) Input 2 mW / Msps (typ)
    • Power Down 2.15 mW (typ)

All trademarks are the property of their respective owners.

The ADC08B200 is a high speed analog-to-digital converter (ADC) with an integrated capture buffer. The 8-bit, 200 MSPS A/D core is based upon the proven ADC08200 with integrated track-and-hold and is optimized for low power consumption. This device contains a selectable size capture buffer of up to 1,024 bytes that allows fast capture of an input signal with a slower readout rate. An on-chip clock PLL circuit provides the option of on-chip clock rate multiplication to provide the high speed sampling clock.

The ADC08B200 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08B200's reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 2.7V to 3.3V logic. The digital inputs and outputs are low voltage TTL/CMOS compatible and the output data format is straight binary.

The ADC08B200Q runs on an Automotive Grade Flow and is AEC-Q100 Grade 2 Qualified.

The ADC08B200 is offered in a 48-pin plastic package (TQFP) and is specified over the extended industrial temperature range of −40°C to +105°C. An evaluation board is available to assist in the easy evaluation of the ADC08B200.

The ADC08B200 is a high speed analog-to-digital converter (ADC) with an integrated capture buffer. The 8-bit, 200 MSPS A/D core is based upon the proven ADC08200 with integrated track-and-hold and is optimized for low power consumption. This device contains a selectable size capture buffer of up to 1,024 bytes that allows fast capture of an input signal with a slower readout rate. An on-chip clock PLL circuit provides the option of on-chip clock rate multiplication to provide the high speed sampling clock.

The ADC08B200 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08B200's reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 2.7V to 3.3V logic. The digital inputs and outputs are low voltage TTL/CMOS compatible and the output data format is straight binary.

The ADC08B200Q runs on an Automotive Grade Flow and is AEC-Q100 Grade 2 Qualified.

The ADC08B200 is offered in a 48-pin plastic package (TQFP) and is specified over the extended industrial temperature range of −40°C to +105°C. An evaluation board is available to assist in the easy evaluation of the ADC08B200.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet ADC08B200 / ADC08B200Q 8-Bit, 200 MSPS A/D Converter with Capture Buffer datasheet (Rev. F) 2013年 4月 2日
Application note Adaptive Speed Control for Automotive Systems 2007年 11月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片