首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADC09QJ1300

現行

具有 JESD204C 介面的四通道、9 位元、1.3-GSPS 類比轉數位轉換器 (ADC)

立即訂購
產品規格表

ADC09QJ1300

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 1300 Resolution (Bits) 9 Number of input channels 4 Interface type JESD204B, JESD204C Analog input BW (MHz) 6000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 1800 Architecture Folding Interpolating SNR (dB) 53.5 ENOB (Bits) 8.5 SFDR (dB) 64 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 1300 Resolution (Bits) 9 Number of input channels 4 Interface type JESD204B, JESD204C Analog input BW (MHz) 6000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 1800 Architecture Folding Interpolating SNR (dB) 53.5 ENOB (Bits) 8.5 SFDR (dB) 64 Operating temperature range (°C) -40 to 85 Input buffer Yes
FCCSP (AAV) 144 100 mm² 10 x 10
  • ADC Core:
    • Resolution: 9 Bit
    • Maximum sampling rate: 1.3GSPS
    • Non-interleaved architecture
    • Internal dither reduces high-order harmonics
  • Performance specifications (–1dBFS):
    • SNR (100 MHz): 53.5dBFS
    • ENOB (100 MHz): 8.5 Bits
    • SFDR (100 MHz): 64dBc
    • Noise floor (–20dBFS): –143dBFS
  • Full-scale input voltage: 80 mVPP-DIFF
  • Full-power input bandwidth: 6GHz
  • JESD204C Serial data interface:
    • Support for 2 to 8 (Quad/Dual channel) or 1 to 4 (Single channel) total SerDes lanes
    • Maximum baud-rate: 17.16Gbps
    • 64B/66B and 8B/10B encoding modes
    • Subclass-1 support for deterministic latency
    • Compatible with JESD204B receivers
  • Optional internal sampling clock generation
    • Internal PLL and VCO (7.2–8.2GHz)
  • SYSREF Windowing eases synchronization
  • Four clock outputs simplify system clocking
    • Reference clocks for FPGA or adjacent ADC
    • Reference clock for SerDes transceivers
  • Timestamp input and output for pulsed systems
  • Power consumption (1GSPS):
    • Quad Channel: 450mW / channel
    • Dual channel: 625mW / channel
    • Single channel: 940mW
  • Power supplies: 1.1V, 1.9V
  • ADC Core:
    • Resolution: 9 Bit
    • Maximum sampling rate: 1.3GSPS
    • Non-interleaved architecture
    • Internal dither reduces high-order harmonics
  • Performance specifications (–1dBFS):
    • SNR (100 MHz): 53.5dBFS
    • ENOB (100 MHz): 8.5 Bits
    • SFDR (100 MHz): 64dBc
    • Noise floor (–20dBFS): –143dBFS
  • Full-scale input voltage: 80 mVPP-DIFF
  • Full-power input bandwidth: 6GHz
  • JESD204C Serial data interface:
    • Support for 2 to 8 (Quad/Dual channel) or 1 to 4 (Single channel) total SerDes lanes
    • Maximum baud-rate: 17.16Gbps
    • 64B/66B and 8B/10B encoding modes
    • Subclass-1 support for deterministic latency
    • Compatible with JESD204B receivers
  • Optional internal sampling clock generation
    • Internal PLL and VCO (7.2–8.2GHz)
  • SYSREF Windowing eases synchronization
  • Four clock outputs simplify system clocking
    • Reference clocks for FPGA or adjacent ADC
    • Reference clock for SerDes transceivers
  • Timestamp input and output for pulsed systems
  • Power consumption (1GSPS):
    • Quad Channel: 450mW / channel
    • Dual channel: 625mW / channel
    • Single channel: 940mW
  • Power supplies: 1.1V, 1.9V

ADC09xJ1300 is a family of quad, dual and single channel, 9-bit, 1.3GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 9-bit resolution makes the ADC09xJ1300 ideally suited for suited for a variety of multi-channel communications and test systems.

Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.

ADC09xJ1300 is a family of quad, dual and single channel, 9-bit, 1.3GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 9-bit resolution makes the ADC09xJ1300 ideally suited for suited for a variety of multi-channel communications and test systems.

Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet ADC09xJ1300 Quad, Dual, Single Channel, 1.3GSPS, 9-bit Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A) PDF | HTML 2024年 10月 22日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC09QJ1300EVM — 具有 JESD204C 介面且適用於四通道、9 位元、1.3-GSPS ADC 的 ADC09QJ1300 評估模組

ADC09QJ1300 評估模組 (EVM) 可用於評估 ADC09QJ1300-Q1 裝置。ADC09QJ1300-Q1 是一款具有緩衝類比輸入的低功耗、9 位元、四通道、1.3-GSPS 類比轉數位轉換器 (ADC)，和具有 JESD204B/C 介面的整合式數位降壓轉換器。此 EVM 具有變壓器耦合類比輸入，可適應廣泛的訊號來源和頻率。

EVM 隨附 LMK04828 JESD204B/C 時鐘產生器，並且可配置為提供適用於完整 JESD204B/C 子類別 1 計時解決方案的超低抖動 ADC 裝置時鐘與 SYSREF。

ADC09QJ1300-Q1 和 LMK04828 (...)

使用指南: PDF
TI.com 無法提供
開發板

TSW12QJ1600EVM — ADC12QJ1600-Q1 8 通道 (兩個同步 4 通道) 12 位元 1.6-GSPS JESD204C 介面 ADC 評估模組

TSW12QJ1600 評估模組 (EVM) 用於評估具備不同前端選項的 ADC12QJ1600-Q1 類比轉數位轉換器 (ADC)。ADC12QJ1600-Q1 是一款具有四個類比輸入通道的 12 位元 ADC，能以高達每秒 1.6 千兆取樣率 (GSPS) 運作。

此設計在相同印刷電路板 (PCB) 上有兩項 ADC12QJ1600-Q1 裝置，可用來展示多個 ADC 同步化、決定性延遲，並以各種前端選項 (AC 耦合變壓器；DC 耦合選項與 LMH32401) 測試 ADC 的性能。此設計也示範如何透過菊鏈將 PLL 參考輸出 (PLLREFO+、PLLREFO-) 從一個 ADC (...)

使用指南: PDF
TI.com 無法提供
模擬型號

ADC12QJ1600 IBIS-AMI Model

SBAM512.ZIP (68 KB) - IBIS-AMI Model
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCCSP (AAV) 144 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片