產品詳細資料

Sample rate (max) (Msps) 40 Resolution (Bits) 12 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 4 Power consumption (typ) (mW) 340 Architecture Pipeline SNR (dB) 69.5 ENOB (bit) 11.2 SFDR (dB) 86 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 40 Resolution (Bits) 12 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 4 Power consumption (typ) (mW) 340 Architecture Pipeline SNR (dB) 69.5 ENOB (bit) 11.2 SFDR (dB) 86 Operating temperature range (°C) -40 to 85 Input buffer No
LQFP (NEY) 32 81 mm² 9 x 9
  • Single +5V Supply Operation
  • Internal Sample-and-Hold
  • Outputs 2.35V to 5V Compatible
  • Pin Compatible with ADC12010, ADC12020, ADC12L063, ADC12L066
  • Power Down Mode
  • On-Chip Reference Buffer

Key Specifications

  • Supply Voltage: +5V ±5%
  • DNL: ±0.4 LSB (typ)
  • SNR (fIN = 10MHz): 69 dB (typ)
  • ENOB (fIN = 10MHz): 11.2 bits (typ)
  • Power Consumption, 40 MHz: 340 mW (typ)

All trademarks are the property of their respective owners.

  • Single +5V Supply Operation
  • Internal Sample-and-Hold
  • Outputs 2.35V to 5V Compatible
  • Pin Compatible with ADC12010, ADC12020, ADC12L063, ADC12L066
  • Power Down Mode
  • On-Chip Reference Buffer

Key Specifications

  • Supply Voltage: +5V ±5%
  • DNL: ±0.4 LSB (typ)
  • SNR (fIN = 10MHz): 69 dB (typ)
  • ENOB (fIN = 10MHz): 11.2 bits (typ)
  • Power Consumption, 40 MHz: 340 mW (typ)

All trademarks are the property of their respective owners.

The ADC12040 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, this device consumes just 340 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 40 mW.

The differential inputs provide a full scale differential input swing equal to 2VREF with the possibility of a single-ended input, although full use of the differential input is required for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C.

The ADC12040 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, this device consumes just 340 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 40 mW.

The differential inputs provide a full scale differential input swing equal to 2VREF with the possibility of a single-ended input, although full use of the differential input is required for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet ADC12040 12-Bit, 40 MSPS, 340mW A/D Converter with Internal Sample-and-Hold datasheet (Rev. G) 2013年 3月 4日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日
Application note AN-1261 Power Supply Effects on Noise Performance (Rev. C) 2015年 5月 19日
User guide ADC12040/010/020/L063 12-Bit, 40/10/20/62 Msps ADC User Guide 2012年 2月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
LQFP (NEY) 32 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片