產品詳細資料

Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 200 Number of outputs 10 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 2.5, 3.3 Output skew (ps) 25 Features Pin control Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 200 Number of outputs 10 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 2.5, 3.3 Output skew (ps) 25 Features Pin control Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
WQFN (RTV) 32 25 mm² 5 x 5
  • 10 LVCMOS/LVTTL Outputs, DC to 200 MHz
  • Universal Input
    • LVPECL
    • LVDS
    • HCSL
    • SSTL
    • LVCMOS / LVTTL
  • Crystal Oscillator Interface
    • Crystal Input Frequency: 10 to 40 MHz
  • Output Skew: 6 ps
  • Additive Phase Jitter
    • 30 fs at 156.25 MHz (12 kHz to 20 MHz)
  • Low Propagation Delay
  • Operates with 3.3 or 2.5 V Core Supply Voltage
  • Adjustable Output Power Supply
    • 1.5 V, 1.8 V, 2.5 V, and 3.3 V For Each Bank
  • 32 pin WQFN Package 5.0 × 5.0 × 0.8 mm
  • 10 LVCMOS/LVTTL Outputs, DC to 200 MHz
  • Universal Input
    • LVPECL
    • LVDS
    • HCSL
    • SSTL
    • LVCMOS / LVTTL
  • Crystal Oscillator Interface
    • Crystal Input Frequency: 10 to 40 MHz
  • Output Skew: 6 ps
  • Additive Phase Jitter
    • 30 fs at 156.25 MHz (12 kHz to 20 MHz)
  • Low Propagation Delay
  • Operates with 3.3 or 2.5 V Core Supply Voltage
  • Adjustable Output Power Supply
    • 1.5 V, 1.8 V, 2.5 V, and 3.3 V For Each Bank
  • 32 pin WQFN Package 5.0 × 5.0 × 0.8 mm

The LMK00101 is a high performance, low noise LVCMOS fanout buffer which can distribute 10 ultra-low jitter clocks from a differential, single ended, or crystal input. The LMK00101 supports synchronous output enable for glitch free operation. The ultra low-skew, low-jitter, and high PSRR make this buffer ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

The core voltage can be set to 2.5 or 3.3 V, while the output voltage can be set to 1.5, 1.8, 2.5 or 3.3 V. The LMK00101 can be easily configured through pin programming.

The LMK00101 is a high performance, low noise LVCMOS fanout buffer which can distribute 10 ultra-low jitter clocks from a differential, single ended, or crystal input. The LMK00101 supports synchronous output enable for glitch free operation. The ultra low-skew, low-jitter, and high PSRR make this buffer ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

The core voltage can be set to 2.5 or 3.3 V, while the output voltage can be set to 1.5, 1.8, 2.5 or 3.3 V. The LMK00101 can be easily configured through pin programming.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但引腳輸出與所比較的產品不同
CDCLVC1310 現行 通用輸入、10 輸出低阻抗 LVCMOS 緩衝器 Universal input, 10 output low impedance LVCMOS Buffer
功能相似於所比較的產品
CDCVF2310 現行 高性能 1:10 時鐘緩衝器,適用於一般應用,支援高達 105C High Performance 1:10 LVCMOS Clock Buffer

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator w/ Universal Input datasheet (Rev. C) 2013年 5月 3日
User guide LMK00101 User’s Guide (Rev. A) 2019年 7月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

LMK00101 IBIS Model (Rev. A)

SNAM062A.ZIP (76 KB) - IBIS Model
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RTV) 32 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片