產品詳細資料

Technology family LVC Function Digital Multiplexer Configuration 2:1 Number of channels 4 Operating temperature range (°C) -40 to 85 Rating Catalog
Technology family LVC Function Digital Multiplexer Configuration 2:1 Number of channels 4 Operating temperature range (°C) -40 to 85 Rating Catalog
DSBGA (YZP) 8 2.8125 mm² 2.25 x 1.25 SSOP (DCT) 8 11.8 mm² 2.95 x 4 VSSOP (DCU) 8 6.2 mm² 2 x 3.1
  • Available in the Texas Instruments
    NanoFree™ package
  • Supports 5-V VCC operation
  • Inputs accept voltages to 5.5 V
  • Max tpd of 6 ns at 3.3 V
  • Low power consumption, 10-µA Maximum ICC
  • ±24-mA Output drive at 3.3 V
  • Typical VOLP (Output ground bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH undershoot)
    >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports live insertion, partial-power-down mode, and back-drive protection
  • Can be used as a down translator to translate inputs from a maximum of 5.5 V down
    to the VCC Level
  • Latch-up performance exceeds 100 mA per
    JESD 78, Class II
  • ESD Protection exceeds JESD 22
    • 2000-V Human body model (A114-A)
    • 1000-V Charged-device model (C101)
  • Available in the Texas Instruments
    NanoFree™ package
  • Supports 5-V VCC operation
  • Inputs accept voltages to 5.5 V
  • Max tpd of 6 ns at 3.3 V
  • Low power consumption, 10-µA Maximum ICC
  • ±24-mA Output drive at 3.3 V
  • Typical VOLP (Output ground bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH undershoot)
    >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports live insertion, partial-power-down mode, and back-drive protection
  • Can be used as a down translator to translate inputs from a maximum of 5.5 V down
    to the VCC Level
  • Latch-up performance exceeds 100 mA per
    JESD 78, Class II
  • ESD Protection exceeds JESD 22
    • 2000-V Human body model (A114-A)
    • 1000-V Charged-device model (C101)

This single 2-line to 1-line data selector multiplexer is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G157 device features a common strobe (G) input. When the strobe is high, Y is low and Y is high. When the strobe is low, a single bit is selected from one of two sources and is routed to the outputs. The device provides true and complementary data.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This single 2-line to 1-line data selector multiplexer is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G157 device features a common strobe (G) input. When the strobe is high, Y is low and Y is high. When the strobe is low, a single bit is selected from one of two sources and is routed to the outputs. The device provides true and complementary data.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 27
類型 標題 日期
* Data sheet SN74LVC2G157 Single 2-Line to 1-Line data selector multiplexer datasheet (Rev. N) PDF | HTML 2019年 3月 4日
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021年 7月 26日
Selection guide Little Logic Guide 2018 (Rev. G) 2018年 7月 6日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note How to Select Little Logic (Rev. A) 2016年 7月 26日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Product overview Design Summary for WCSP Little Logic (Rev. B) 2004年 11月 4日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日
User guide Signal Switch Data Book (Rev. A) 2003年 11月 14日
Application note Use of the CMOS Unbuffered Inverter in Oscillator Circuits 2003年 11月 6日
User guide LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B) 2002年 12月 18日
Application note Texas Instruments Little Logic Application Report 2002年 11月 1日
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002年 5月 22日
Application note Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices 2002年 5月 10日
More literature STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS 2002年 3月 27日
Application note Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 1997年 12月 1日
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 1997年 8月 1日
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 1997年 6月 1日
Application note LVC Characterization Information 1996年 12月 1日
Application note Input and Output Characteristics of Digital Integrated Circuits 1996年 10月 1日
Application note Live Insertion 1996年 10月 1日
Design guide Low-Voltage Logic (LVC) Designer's Guide 1996年 9月 1日
Application note Understanding Advanced Bus-Interface Products Design Guide 1996年 5月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
TI.com 無法提供
模擬型號

HSPICE MODEL OF SN74LVC2G157

SCEJ234.ZIP (91 KB) - HSpice Model
模擬型號

SN74LVC2G157 IBIS Model (Rev. A)

SCEM298A.ZIP (44 KB) - IBIS Model
參考設計

TIDA-00554 — 具有 Bluetooth 連線且適用於可攜式化學分析的 DLP 超行動 NIR 光譜儀

The ultra-mobile near-infrared (NIR) spectrometer reference design utilizes Texas Instruments' DLP technology in conjunction with a single-element InGaAs detector to deliver high performance measurements in a portable form factor that is more affordable than architectures using an expensive InGaAs (...)
Design guide: PDF
電路圖: PDF
參考設計

DLP4500-C350REF — 採用 DLP 技術的高解析度、可攜式光源操控參考設計

This reference design, featuring the DLP® 0.45” WXGA chipset and implemented in the DLP® LightCrafter™ 4500 evaluation module (EVM), enables flexible control of high resolution, accurate patterns for industrial, medical, and scientific applications. With a free USB-based GUI and (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00254 — 使用 DLP® 技術且適用於 3D 機器視覺應用的精確點雲產生

The 3D Machine Vision reference design employs Texas Instruments DLP® Advanced Light Control Software Development Kit (SDK) for LightCrafter™ series controllers, which allows developers to easily construct 3D point clouds by integrating TI’s digital micromirror device (DMD) (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00403 — 使用 TLV320AIC3268 miniDSP 轉碼器的超音波距離量測參考設計

The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00609 — 自我啟動音訊系統

The purpose of this reference design is to provide hardware and software tools that can be used as reference for audio systems. The new revision of the PurePath™ Console Motherboard (Rev F) adds stand-alone self-booting capabilities to allow making compelling demos with any evaluation module (...)
Test report: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
DSBGA (YZP) 8 Ultra Librarian
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片