首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

THS0842

現行

雙通道、8 位元、40-MSPS 類比轉數位轉換器 (ADC)

立即訂購
產品規格表

THS0842

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 40 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 600 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.3 Power consumption (typ) (mW) 320 Architecture Pipeline SNR (dB) 42.7 ENOB (bit) 6.9 SFDR (dB) 53 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 40 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 600 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.3 Power consumption (typ) (mW) 320 Architecture Pipeline SNR (dB) 42.7 ENOB (bit) 6.9 SFDR (dB) 53 Operating temperature range (°C) -40 to 85 Input buffer No
TQFP (PFB) 48 81 mm² 9 x 9
  • Dual Simultaneous Sample and Hold Inputs
  • Differential or Single-Ended Analog Inputs
  • 8-Bit Resolution 40 MSPS Sampling Analog-to-Digital Converter (ADC)
  • Single or Dual Parallel Bus Output
  • Low Power Consumption: 275 mW Typ Using External References
  • Wide Analog Input Bandwidth: 600 MHz Typ
  • 3.3 V Single-Supply Operation
  • 3.3 V TTL/CMOS-Compatible Digital I/O
  • Internal or External Bottom and Top Reference Voltages
  • Adjustable Reference Input Range
  • Power-Down (Standby) Mode
  • 48-Pin Thin Quad Flat Pack (TQFP) Package
  • Applications
    • Digital Communications (Baseband Sampling)
    • Cable Modems
    • Set Top Boxes
    • Test Instruments
  • Dual Simultaneous Sample and Hold Inputs
  • Differential or Single-Ended Analog Inputs
  • 8-Bit Resolution 40 MSPS Sampling Analog-to-Digital Converter (ADC)
  • Single or Dual Parallel Bus Output
  • Low Power Consumption: 275 mW Typ Using External References
  • Wide Analog Input Bandwidth: 600 MHz Typ
  • 3.3 V Single-Supply Operation
  • 3.3 V TTL/CMOS-Compatible Digital I/O
  • Internal or External Bottom and Top Reference Voltages
  • Adjustable Reference Input Range
  • Power-Down (Standby) Mode
  • 48-Pin Thin Quad Flat Pack (TQFP) Package
  • Applications
    • Digital Communications (Baseband Sampling)
    • Cable Modems
    • Set Top Boxes
    • Test Instruments

The THS0842 is a dual 8-bit 40 MSPS high-speed A/D converter. It alternately converts each analog input signal into 8-bit binary-coded digital words up to a maximum sampling rate of 40 MSPS with an 80 MHz clock. All digital inputs and outputs are 3.3 V TTL/CMOS-compatible.

Thanks to an innovative single-pipeline architecture implemented in a CMOS process and the 3.3 V supply, the device consumes very little power. In order to provide maximum flexibility, both bottom and top voltage references can be set from user supplied voltages. Alternately, if no external references are available, on-chip references can be used which are also made available externally. The full-scale range is 1 Vpp, depending on the analog supply voltage. If external references are available, the internal references can be powered down independently from the rest of the chip, resulting in an even greater power saving.

The device is specifically suited for the baseband sampling of wireless local loop (WLL) communication, cable modems, set top boxes (STBs), and test instruments.

The THS0842 is a dual 8-bit 40 MSPS high-speed A/D converter. It alternately converts each analog input signal into 8-bit binary-coded digital words up to a maximum sampling rate of 40 MSPS with an 80 MHz clock. All digital inputs and outputs are 3.3 V TTL/CMOS-compatible.

Thanks to an innovative single-pipeline architecture implemented in a CMOS process and the 3.3 V supply, the device consumes very little power. In order to provide maximum flexibility, both bottom and top voltage references can be set from user supplied voltages. Alternately, if no external references are available, on-chip references can be used which are also made available externally. The full-scale range is 1 Vpp, depending on the analog supply voltage. If external references are available, the internal references can be powered down independently from the rest of the chip, resulting in an even greater power saving.

The device is specifically suited for the baseband sampling of wireless local loop (WLL) communication, cable modems, set top boxes (STBs), and test instruments.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
ADC08060 現行 具內部取樣和保持功能的 8 位元 60MSPS 1.3mW/MSPS 類比轉數位轉換器 (ADC) 8 bit, 1 ch, 60 MSPS

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet Dual-Input, 8-Bit, 40 MSPS, Low-Power ADC w/ Single or Dual Parallel Bus Output datasheet (Rev. A) 2000年 8月 10日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日
Application note CDCE62005 as Clock Solution for High-Speed ADCs 2008年 9月 4日
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日
EVM User's guide THS0842 EVM User's Guide (Rev. C) 2000年 9月 28日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片