現在提供此產品的更新版本

open-in-new 比較替代產品
此產品將繼續向現有客戶提供。新設計應考量替代產品。
功能與所比較的裝置相似
PCM3120-Q1 現行 車用、立體聲、106-dB SNR、768-kHz、低功耗軟體控制音訊 ADC Smaller package, higher SNR performance, higher temperature grade, and more programmability

產品詳細資料

Number of ADC channels 2 Analog inputs 6 Digital audio interface DSP, I2S, L, PCM, R, TDM Control interface I2C Sampling rate (max) (kHz) 96 ADC SNR (typ) (dB) 92 Rating Automotive Analog outputs 0 Operating temperature range (°C) -40 to 105
Number of ADC channels 2 Analog inputs 6 Digital audio interface DSP, I2S, L, PCM, R, TDM Control interface I2C Sampling rate (max) (kHz) 96 ADC SNR (typ) (dB) 92 Rating Automotive Analog outputs 0 Operating temperature range (°C) -40 to 105
VQFN (RGE) 24 16 mm² 4 x 4
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H1C
    • Device CDM ESD Classification Level C3B
  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to 96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable Coefficient,
    Instructions, and Built-In Processing Blocks
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ, Noise Cancellation or Reduction
    • Up to 128 Programmable ADC Digital Filter Coefficients
  • Six Audio Inputs With Configurable Automatic Gain Control (AGC)
    • Programmable in Single-Ended or Fully Differential Configurations
    • Can Be 3-Stated for Easy Interoperability With Other Audio ICs
  • Low Power Consumption and Extensive Modular Power Control:
    • 6-mW Mono Record, 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Dual Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S,
    Left/Right-Justified, DSP, PCM, and TDM Modes
  • Digital Microphone Input Support
  • Two GPIOs
  • Power Supplies:
    • Analog: 2.6 V–3.6 V
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 4-mm × 4-mm 24-Pin RGE (QFN)
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H1C
    • Device CDM ESD Classification Level C3B
  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to 96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable Coefficient,
    Instructions, and Built-In Processing Blocks
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ, Noise Cancellation or Reduction
    • Up to 128 Programmable ADC Digital Filter Coefficients
  • Six Audio Inputs With Configurable Automatic Gain Control (AGC)
    • Programmable in Single-Ended or Fully Differential Configurations
    • Can Be 3-Stated for Easy Interoperability With Other Audio ICs
  • Low Power Consumption and Extensive Modular Power Control:
    • 6-mW Mono Record, 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Dual Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S,
    Left/Right-Justified, DSP, PCM, and TDM Modes
  • Digital Microphone Input Support
  • Two GPIOs
  • Power Supplies:
    • Analog: 2.6 V–3.6 V
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 4-mm × 4-mm 24-Pin RGE (QFN)

The TLV320ADC3101-Q1 is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via an I2C interface, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3101-Q1 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise-gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

The TLV320ADC3101-Q1 is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via an I2C interface, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3101-Q1 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise-gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TLV320ADC3101 現行 具數位麥克風支援和 miniDSP 的 92-dB SNR 低功耗立體聲道 ADC Catalog version without AEC-Q100 qualification

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets datasheet (Rev. B) 2012年 9月 28日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TLV320ADC3101EVM-K — TLV320ADC3101 評估模組和 USB 主機板

The TLV320ADC3101EVM is in the Texas Instruments (TI) modular EVM form factor, which allows direct evaluation of the device performance and operating characteristics and eases software development and system prototyping. The TLV320ADC3101EVM-K is a complete evaluation/demonstration kit, which (...)

使用指南: PDF
TI.com 無法提供
模擬型號

TLV320ADC3101 IBIS Model

SLAM171.ZIP (144 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGE) 24 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片