產品詳細資料

Protocols DDR2, DDR3, DDR4, MIPI Configuration 2:1 SPDT Number of channels 12 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 2.375 Ron (typ) (mΩ) 8300 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.3 Supply current (typ) (µA) 40 ESD HBM (typ) (kV) 3 Operating temperature range (°C) -40 to 85 Crosstalk (dB) -68 COFF (typ) (pF) 1 CON (typ) (pF) 0.5 Off isolation (typ) (dB) -34 OFF-state leakage current (max) (µA) 5 Ron (max) (mΩ) 11200 Ron channel match (max) (Ω) 1 RON flatness (typ) (Ω) 0.6 Turnoff time (disable) (max) (ns) 65 Turnon time (enable) (max) (ns) 65 VIH (min) (V) 1.4 VIL (max) (V) 0.5
Protocols DDR2, DDR3, DDR4, MIPI Configuration 2:1 SPDT Number of channels 12 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 2.375 Ron (typ) (mΩ) 8300 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.3 Supply current (typ) (µA) 40 ESD HBM (typ) (kV) 3 Operating temperature range (°C) -40 to 85 Crosstalk (dB) -68 COFF (typ) (pF) 1 CON (typ) (pF) 0.5 Off isolation (typ) (dB) -34 OFF-state leakage current (max) (µA) 5 Ron (max) (mΩ) 11200 Ron channel match (max) (Ω) 1 RON flatness (typ) (Ω) 0.6 Turnoff time (disable) (max) (ns) 65 Turnon time (enable) (max) (ns) 65 VIH (min) (V) 1.4 VIL (max) (V) 0.5
NFBGA (ZBA) 48 24 mm² 8 x 3
  • Wide VDD Range: 2.375 V – 3.6 V
  • High Bandwidth: 5.6 GHz Typical (single-ended); 6.0 GHz Typical (differential)
  • Low Switch On-Resistance (RON): 8 Ω Typical
  • Low Bit-to-Bit Skew: 3ps Typical; 6ps Max across All Channels
  • Low Crosstalk: –34 dB Typical at 1067 MHz
  • Low Operating Current: 40 µA Typical
  • Low-Power Mode with Low Current Consumption: 2 µA Typical
  • IOFF Protection Prevents Current Leakage in Powered Down State (VDD = 0 V)
  • Supports POD_12, SSTL_12, SSTL_15 and SSTL_18 Signaling
  • ESD Performance:
    • 3-kV Human Body Model (A114B, Class II)
    • 1-kV Charged Device Model (C101)
  • 8 mm x 3 mm 48-balls 0.65-mm Pitch ZBA Package
  • Wide VDD Range: 2.375 V – 3.6 V
  • High Bandwidth: 5.6 GHz Typical (single-ended); 6.0 GHz Typical (differential)
  • Low Switch On-Resistance (RON): 8 Ω Typical
  • Low Bit-to-Bit Skew: 3ps Typical; 6ps Max across All Channels
  • Low Crosstalk: –34 dB Typical at 1067 MHz
  • Low Operating Current: 40 µA Typical
  • Low-Power Mode with Low Current Consumption: 2 µA Typical
  • IOFF Protection Prevents Current Leakage in Powered Down State (VDD = 0 V)
  • Supports POD_12, SSTL_12, SSTL_15 and SSTL_18 Signaling
  • ESD Performance:
    • 3-kV Human Body Model (A114B, Class II)
    • 1-kV Charged Device Model (C101)
  • 8 mm x 3 mm 48-balls 0.65-mm Pitch ZBA Package

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be switched to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems, the TS3DDR4000 uses a proprietary architecture that delivers high bandwidth (single-ended –3dB bandwidth at 5.6 GHz), low insertion loss at low frequency, and very low propagation delay. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device consumes minimal power.

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be switched to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems, the TS3DDR4000 uses a proprietary architecture that delivers high bandwidth (single-ended –3dB bandwidth at 5.6 GHz), low insertion loss at low frequency, and very low propagation delay. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device consumes minimal power.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 6
類型 標題 日期
* Data sheet TS3DDR4000 12-bits 1:2 high speed DDR2/DDR3/DDR4 switch/multiplexer datasheet (Rev. C) PDF | HTML 2019年 3月 18日
Product overview Mipi Switches PDF | HTML 2022年 1月 14日
Technical article Memory switches bring reliability and speed to clouding computing PDF | HTML 2016年 1月 5日
EVM User's guide TS3DDR4000 EVM User Guide 2015年 2月 20日
Application note Preventing Excess Power Consumption on Analog Switches 2008年 7月 3日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TS3DDR4000-EVM — TS3DDR4000 評估模組

The TS3DDR4000-EVM is an evaluation module for TI’s 12-bit high-speed DDR2, DDR3 and DDR4 switch/multiplexer.  The module lets you easily evaluate functional switching and logic implementation.

使用指南: PDF
TI.com 無法提供
模擬型號

TS3DDR4000 HSpice Model

SCDM168.ZIP (5037 KB) - HSpice Model
封裝 針腳 CAD 符號、佔位空間與 3D 模型
NFBGA (ZBA) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片