TS3L501E
- Integrated power-down mode
- Wide bandwidth (BW = 600 MHz typical)
- Low crosstalk (XTALK = –37 dB typical at 250 MHz)
- Low bit-to-bit skew (tsk(o) = 100 ps maximum)
- Low and Flat ON-State Resistance (ron = 4 Ω typical, ron(flat) = 0.5 Ω typical)
- Low input and output capacitance (CON = 9 pF typical)
- Rail-to-rail switching on data I/O ports (0 V to 3.6 V)
- VCC operating range from: 3 V to 3.6 V
- Support power-down mode
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD performance (A, B, C, and LED pins)
- ±4-kV IEC61000-4-2, Contact Discharge
- 6-kV Human Body Model per JESD22-A114E (switch I/O pins to GND)
- ESD performance (all pins)
- 2-kV Human Body Model per JESD22-A114E
The TS3L501E is a 11-channel SPDT analog switch or 22-bit to 11-bit multiplexer or demultiplexer LAN switch with a single select (SEL) input and Power-Down Mode input. The device provides additional I/Os for switching status indicating LED signals and includes high ESD protection. SEL input controls the data path of the multiplexer or demultiplexer. Power-down input can put the device into the standby mode for minimizing current consumption per mode selection.
The device provides a low and flat ON-state resistance (ron) and an excellent ON-state resistance match. Low input or output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T. This device can be used to replace mechanical relays in LAN applications. It also can be used to route signals from a 10/100 Base-T Ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations.
It is characterized for operation over the free-air temperature range of –40°C to 85°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | TS3L501E 11-Channel SPDT/22-Bit to 11-Bit Multiplexer and Demultiplexer Ethernet LAN Switch With Power-Down Mode datasheet (Rev. D) | PDF | HTML | 2022年 10月 18日 |
Application note | Preventing Excess Power Consumption on Analog Switches | 2008年 7月 3日 | ||
Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 2004年 7月 8日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
WQFN (RUA) | 42 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。