The TPS7A33 series of linear regulators are negative voltage (–36 V), ultralow-noise (16-µVRMS, 72-dB PSRR) linear regulators capable of sourcing a maximum load of 1 A.
The TPS7A33 series include a complementary metal oxide semiconductor (CMOS) logic-level-compatible enable pin (EN) to allow for user-customizable power management schemes. Other features available include built-in current limit and thermal shutdown features to protect the device and system during fault conditions.
The TPS7A33 family is designed using bipolar technology primarily for high-accuracy, high-precision instrumentation applications, where clean voltage rails are critical to maximize system performance. This feature makes it ideal to power operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry.
In addition, the TPS7A33 family of linear regulators is suitable for post DC-DC converter regulation. By filtering out the output voltage ripple inherent to DC-DC switching conversion, maximum system performance is ensured in sensitive instrumentation, medical, test and measurement, audio, and RF applications.
For applications where positive and negative high-performance rails are required, consider the TPS7A4700 positive high-voltage, ultralow-noise, low-dropout linear regulator as well.
| Documentación principal | Tipo | Título | Opciones de formato | Fecha |
|---|---|---|---|---|
| * | Data sheet | TPS7A33 –36-V, 1-A, Ultralow-Noise Negative Voltage Regulator datasheet (Rev. D) | PDF | HTML | 18 oct 2013 |
| White paper | Reduce System Noise Using Parallel LDOs | PDF | HTML | 03 nov 2025 | |
| White paper | Parallel LDO Architecture Design Using Ballast Resistors | PDF | HTML | 14 dic 2022 | |
| White paper | Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast | PDF | HTML | 13 dic 2022 | |
| Application note | A Topical Index of TI LDO Application Notes (Rev. F) | 27 jun 2019 | ||
| Technical article | Design a pre-tracking regulator, part 2: for a negative LDO | PDF | HTML | 26 abr 2019 | |
| Selection guide | Low Dropout Regulators Quick Reference Guide (Rev. P) | 21 mar 2018 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
El módulo de evaluación (EVM) DDC2256AEVM es un kit de evaluación para el DDC2256A, un convertidor analógico a digital (A/D) de 24 bits con entrada de corriente y 256 canales. El kit EVM, compuesto por una placa de dispositivo bajo prueba (DUT) y una placa de captura, contiene dos dispositivos (...)
The parallel low-dropout (LDO) calculator is a Microsoft® Excel®-based tool that provides worst-case analysis for parallel LDO regulators using ballast resistors. The tool helps the user identify the minimum number of parallel LDO regulators required and optimum ballast resistance for a (...)
Utilice nuestra herramienta de selección de diseños de referencia para revisar e identificar los diseños que mejor se adaptan a su aplicación y parámetros.
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| VQFN (RGW) | 20 | Ultra Librarian |
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI.
Parallel LDO Calculator using ballast resistors
Initial Release