パッケージ情報
パッケージ | ピン数 HSOIC (DDA) | 8 |
動作温度範囲 (℃) 0 to 125 |
パッケージ数量 | キャリア 2,500 | LARGE T&R |
LP2995 の特徴
LP2995 に関する概要
The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2995 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DDR DIMMS.