TMS320VC5409A
- Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
- 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
- 17- \xD7 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
- Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
- Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Data Bus With a Bus Holder Feature
- Extended Addressing Mode for 8M \xD7 16-Bit Maximum Addressable External Program Space
- 32K x 16-Bit On-Chip RAM Composed of:
- Four Blocks of 8K \xD7 16-Bit On-Chip Dual-Access Program/Data RAM
- 16K \xD7 16-Bit On-Chip ROM Configured for Program Memory
- Enhanced External Parallel Interface (XIO2)
- Single-Instruction-Repeat and Block-Repeat Operations for Program Code
- Block-Memory-Move Instructions for Better Program and Data Management
- Instructions With a 32-Bit Long Word Operand
- Instructions With Two- or Three-Operand Reads
- Arithmetic Instructions With Parallel Store and Parallel Load
- Conditional Store Instructions
- Fast Return From Interrupt
- On-Chip Peripherals
- Software-Programmable Wait-State Generator and Programmable Bank-Switching
- On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source (1)
- One 16-Bit Timer
- Six-Channel Direct Memory Access (DMA) Controller
- Three Multichannel Buffered Serial Ports (McBSPs)
- 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
- Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
- CLKOUT Off Control to Disable CLKOUT
- On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (2) (JTAG) Boundary Scan Logic
- 144-Pin Ball Grid Array (BGA) (GGU Suffix)
- 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
- 6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
- 8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
- 3.3-V I/O Supply Voltage (160 and 120 MIPS)
- 1.6-V Core Supply Voltage (160 MIPS)
- 1.5-V Core Supply Voltage (120 MIPS)
(1) The on-chip oscillator is not available on all 5409A devices. For applicable devices, see the TMS320VC5409A Digital Signal Processor Silicon Errata (literature number SPRZ186).
(2) IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE: This data manual is designed to be used in conjunction with the TMS320C54x\x99 DSP Functional Overview (literature number SPRU307).
TMS320C54x, MicroStar BGA, C54x, TMS320C5000, C5000, TMS320 are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.
The TMS320VC5409A fixed-point, digital signal processor (DSP) (hereafter referred to as the 5409A unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.
Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5409A also includes the control mechanisms to manage interrupts,
TI에서 제공하는 설계 지원 없음
이 제품은 새로운 콘텐츠 또는 소프트웨어 업데이트와 같은 새로운 프로젝트에 대한 TI의 지속적인 설계 지원을 받지 않습니다. 가능한 경우 제품 폴더에서 관련 자료, 소프트웨어 및 툴을 확인할 수 있습니다. TI E2ETM 지원 포럼에서 보관된 정보를 검색할 수도 있습니다.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | TMS320VC5409A Fixed-Point Digital Signal Processor datasheet (Rev. G) | 2008/10/13 | |
| * | Errata | TMS320VC5409A MicroStar BGA Discontinued and Redesigned | 2020/05/21 | |
| * | Errata | TMS320VC5409A DSP Silicon Errata (Rev. C) | 2003/05/09 | |
| Application note | TMS320VC5402A/VC5409A/VC5410A/VC5416 Bootloader (Rev. F) | 2006/06/27 | ||
| User guide | TMS320C54x Chip Support Library API Reference Guide (Rev. D) | 2003/05/05 | ||
| User guide | TMS320C54x DSP CPU and Peripherals Reference Set Volume 1 (Rev. G) | 2001/03/31 | ||
| User guide | TMS320C54x DSP Algebraic Instruction Set Reference Set Volume 3 (Rev. C) | 2001/01/31 | ||
| User guide | TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2 (Rev. C) | 2001/01/31 | ||
| User guide | TMS320C54x DSP Applications Guide Reference Set Volume 4 | 1996/10/01 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| LQFP (PGE) | 144 | Ultra Librarian |
| NFBGA (GWS) | 144 | Ultra Librarian |
| NFBGA (ZWS) | 144 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.