TS3DS10224
- Can be configured for
- Differential Crosspoint Switching
- Differential Single Channel 1:4 Multiplexer and Demultiplexer
- Differential 2-Channel 1:2 Multiplexer and Demultiplexer
- Differential Fan-Out of Signal Pair to Two Ports Simultaneously
- Bidirectional Operation
- Fail-Safe Protection: IOFF Protection Prevents Current Leakage in Powered-Down State
(VCC = 0 V) - High BW (1.2 GHz Typical)
- Low RON and CON:
- 13-Ω RON Typical
- 9-pF CON Typical
- ESD Performance (I/O Pins)
- ±8-kV Contact Discharge (IEC61000-4-2)
- 2-kV Human-Body Model per JESD22-A114E (to GND)
- ESD Performance (All Pins)
- 2-kV Human-Body Model per JESD22-A114E
- Small WQFN package (3.00 mm × 3.00 mm,
0.4-mm pitch)
The TS3DS10224 device is a bidirectional differential crosspoint, 1:4, or 1:2 multiplexer and demultiplexer; or fan-out switch for high-speed differential signal applications (up to 720 Mbps). The TS3DS10224 logic table can route any input to any output creating a wide range of possible switching or multiplexing configurations. Common configurations include: differential crosspoint switching, differential 1:4 mux, or differential 2-channel 1:2 multiplexer and demultiplexer. The TS3DS10224 offers a high BW of 1.2 GHz with channel RON of 13 Ω (typical).
The TS3DS10224 can also be used to fan out a differential signal pair to two ports simultaneously (fan-out configuration). The BW performance is lower in this configuration.
The TS3DS10224 operates with a 3-V to 3.6-V power supply. It features ESD protection of up to ±8-kV contact discharge and 2-kV human-body model on its I/O pins.
The TS3DS10224 provides fail-safe protection by isolating the I/O pins with high impedance when the power supply (VCC) is not present.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | TS3DS10224 High-Speed Differential Crosspoint, 1:4 Differential Multiplexer and Demultiplexer, 2 Channel Differential 1:2 Multiplexer and Demultiplexer, or Fan-Out Switch datasheet (Rev. E) | PDF | HTML | 2019/10/17 |
Application note | Preventing Excess Power Consumption on Analog Switches | 2008/07/03 | ||
Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | 2004/07/08 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
LEADLESS-ADAPTER1 — TI의 6, 8, 10, 12, 14, 16 및 20핀 리드 없는 패키지의 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
WQFN (RUK) | 20 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.