제품 상세 정보

Protocols Composite, RGB Configuration 2:1 SPDT Number of channels 4 Bandwidth (MHz) 500 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 3 Ron (typ) (mΩ) 3000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 5.5 Supply current (typ) (µA) 700 ESD HBM (typ) (kV) 2 Operating temperature range (°C) -40 to 85 Crosstalk (dB) -80 ESD CDM (kV) 1 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 3.5 CON (typ) (pF) 10.5 Off isolation (typ) (dB) -60 OFF-state leakage current (max) (µA) 1 Propagation delay time (µs) 0.002 Ron (max) (mΩ) 6000 RON flatness (typ) (Ω) 1 Turnoff time (disable) (max) (ns) 7 Turnon time (enable) (max) (ns) 7 VIH (min) (V) 2 VIL (max) (V) 0.8
Protocols Composite, RGB Configuration 2:1 SPDT Number of channels 4 Bandwidth (MHz) 500 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 3 Ron (typ) (mΩ) 3000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 5.5 Supply current (typ) (µA) 700 ESD HBM (typ) (kV) 2 Operating temperature range (°C) -40 to 85 Crosstalk (dB) -80 ESD CDM (kV) 1 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 3.5 CON (typ) (pF) 10.5 Off isolation (typ) (dB) -60 OFF-state leakage current (max) (µA) 1 Propagation delay time (µs) 0.002 Ron (max) (mΩ) 6000 RON flatness (typ) (Ω) 1 Turnoff time (disable) (max) (ns) 7 Turnon time (enable) (max) (ns) 7 VIH (min) (V) 2 VIL (max) (V) 0.8
SOIC (D) 16 59.4 mm² 9.9 x 6 SSOP (DBQ) 16 29.4 mm² 4.9 x 6 TSSOP (PW) 16 32 mm² 5 x 6.4 TVSOP (DGV) 16 23.04 mm² 3.6 x 6.4 VQFN (RGY) 16 14 mm² 4 x 3.5
  • Low Differential Gain and Phase (DG = 0.2%, DP = 0.1° Typ)
  • Wide Bandwidth (BW = 500 MHz Typ)
  • Low Crosstalk (XTALK = –80 dB Typ)
  • Bidirectional Data Flow, With Near-Zero Propagation Delay
  • Low and Flat ON-State Resistance (ron = 3 Typ)
  • VCC Operating Range From 3 V to 3.6 V
  • Ioff Supports Partial-Power-Down Mode Operation
  • Data and Control Inputs Provide Undershoot Clamp Diode
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Suitable for Both RGB and Composite Video Switching

  • Low Differential Gain and Phase (DG = 0.2%, DP = 0.1° Typ)
  • Wide Bandwidth (BW = 500 MHz Typ)
  • Low Crosstalk (XTALK = –80 dB Typ)
  • Bidirectional Data Flow, With Near-Zero Propagation Delay
  • Low and Flat ON-State Resistance (ron = 3 Typ)
  • VCC Operating Range From 3 V to 3.6 V
  • Ioff Supports Partial-Power-Down Mode Operation
  • Data and Control Inputs Provide Undershoot Clamp Diode
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Suitable for Both RGB and Composite Video Switching

The TI video switch TS3V340 is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (EN)\ input. When EN\ is low, the switch is enabled and the D port is connected to the S port. When EN\ is high, the switch is disabled and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase makes this switch ideal for composite and RGB video applications. The device has a wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.

To ensure the high-impedance state during power up or power down, EN\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The TI video switch TS3V340 is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (EN)\ input. When EN\ is low, the switch is enabled and the D port is connected to the S port. When EN\ is high, the switch is disabled and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase makes this switch ideal for composite and RGB video applications. The device has a wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.

To ensure the high-impedance state during power up or power down, EN\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
3개 모두 보기
유형 직함 날짜
* Data sheet TS3V340 datasheet (Rev. A) 2004/12/02
Application note Preventing Excess Power Consumption on Analog Switches 2008/07/03
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

인터페이스 어댑터

LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

사용 설명서: PDF
TI.com에서 구매 불가
인터페이스 어댑터

LEADLESS-ADAPTER1 — TI의 6, 8, 10, 12, 14, 16 및 20핀 리드 없는 패키지의 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

The EVM-LEADLESS1 board allows for quick testing and bread boarding of TI's common leadless packages.  The board has footprints to convert TI's DRC, DTP, DQE, RBW, RGY, RSE, RSV, RSW RTE, RTJ, RUK , RUC, RUG, RUM,RUT and YZP surface mount packages to 100mil DIP headers.
사용 설명서: PDF
TI.com에서 구매 불가
시뮬레이션 모델

TS3V340 IBIS Model

SCDM095.ZIP (44 KB) - IBIS Model
패키지 CAD 기호, 풋프린트 및 3D 모델
SOIC (D) 16 Ultra Librarian
SSOP (DBQ) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
TVSOP (DGV) 16 Ultra Librarian
VQFN (RGY) 16 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상