ADC12QJ1600-SEP
- Radiation Tolerance:
- Total Ionizing Dose (TID): 30 krad (Si)
- Single Event Latchup (SEL): 43 MeV-cm 2/mg
- Single Event Upset (SEU) immune registers
- Space-enhanced plastic (space EP):
- Meets ASTM E595 outgassing specification
- Vendor item drawing (VID) V62/22610
- Temperature range: –55°C to 125°C
- One fabrication, assembly, and test site
- Wafer lot traceability
- Extended product life cycle
- Extended product change notification
- ADC Core:
- Resolution: 12 Bit
- Maximum sampling rate: 1.6 GSPS
- Non-interleaved architecture
- Internal dither reduces high-order harmonics
- Performance specifications (–1 dBFS):
- SNR (100 MHz): 57.4 dBFS
- ENOB (100 MHz): 9.1 Bits
- SFDR (100 MHz): 64 dBc
- Noise floor (–20 dBFS): –147 dBFS
- Full-scale input voltage: 800 mV PP-DIFF
- Full-power input bandwidth: 6 GHz
- JESD204C Serial data interface:
- Support for 2 to 8 total SerDes lanes
- Maximum baud-rate: 17.16 Gbps
- 64B/66B and 8B/10B encoding modes
- Subclass-1 support for deterministic latency
- Compatible with JESD204B receivers
- Optional internal sampling clock generation
- Internal PLL and VCO (7.2–8.2 GHz)
- SYSREF Windowing eases synchronization
- Four clock outputs simplify system clocking
- Reference clocks for FPGA or adjacent ADC
- Reference clock for SerDes transceivers
- Timestamp input and output for pulsed systems
- Power consumption (1 GSPS): 1.9 W
- Power supplies: 1.1 V, 1.9 V
ADC12QJ1600-SEP is a quad channel, 12-bit, 1.6 GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of mulch-chanel communications systems.
Full-power input bandwidth (-3 dB) of 6 GHz enables direct RF sampling of L-band and S-band.
A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.
JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16 Gbps, to allow the optimal configuration for each application.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | ADC12QJ1600-SEP Quad Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet | PDF | HTML | 2023年 1月 13日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC12QJ1600EVM — 具有 JESD204C 介面且適用於四通道、12 位元、1.6-GSPS ADC 的 ADC12QJ1600 評估模組
ADC12QJ1600 評估模組 (EVM) 可用於評估 ADC12QJ1600-Q1 產品。ADC12QJ1600-Q1 是一款具有緩衝類比輸入的低功耗、12 位元、四通道、1.6-GSPS 類比轉數位轉換器 (ADC),和具有 JESD204B/C 介面的整合式數位降壓轉換器。此 EVM 具有變壓器耦合類比輸入,可適應廣泛的訊號來源和頻率。
EVM 隨附 LMK04828 JESD204B/C 時鐘產生器,並且可配置為提供適用於完整 JESD204B/C 子類別 1 計時解決方案的超低抖動 ADC 裝置時鐘與 SYSREF。
ADC12QJ1600-Q1 和 LMK04828 (...)
TSW14J57EVM — 資料擷取/模式產生器:具有 16 個 JESD204B 通道 (1.6-15 Gbps) 的資料轉換器 EVM
TI TSW14J57評估模組 (EVM) 是新一代資料擷取卡,可用來評估全新 TI JESD204B 系列高速類比轉數位轉換器 (ADC)、高速數位轉類比轉換器 (DAC) 和類比前端 (AFE) 的性能。
安裝 Arria® 10 裝置並使用 Altera® JESD204B IP 解決方案後,TSW14J57 即可動態設定為支援所有通道速度,範圍從 1.6 Gbps 到 15 Gbps - 從 1 到 16 通道。
搭配隨附的高速資料轉換器 Pro (HSDC Pro) 圖形使用者介面 (GUI),是一套完整系統,可擷取並評估使用 JESD204B 及/或 JESD204C 的 (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
FCCSP (ALR) | 144 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。